summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2019-02-09 13:13:45 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-02-11 12:23:54 +0000
commit0d25e5ac670d32f61e159cc6a2e9a68cd524d6a6 (patch)
tree6677ede2ca203e65ae5aa622d0f186394bccc570
parentf14445c145776877d140a17548b094467303e77e (diff)
downloadcoreboot-0d25e5ac670d32f61e159cc6a2e9a68cd524d6a6.tar.xz
soc/intel/fsp_broadwell_de: Move FSP_DEBUG_LEVEL option here
It is not mentioned in the FSP spec and doesn't seem to be implemented for any other FSP than the Broadwell-DE one. Change-Id: I87c758204f1aabf13f47de19fd87c6e1ed67258e Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: https://review.coreboot.org/c/31300 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
-rw-r--r--src/drivers/intel/fsp1_0/Kconfig11
-rw-r--r--src/soc/intel/fsp_broadwell_de/fsp/Kconfig11
-rw-r--r--src/soc/intel/fsp_broadwell_de/fsp/chipset_fsp_util.c2
3 files changed, 12 insertions, 12 deletions
diff --git a/src/drivers/intel/fsp1_0/Kconfig b/src/drivers/intel/fsp1_0/Kconfig
index b2338aa123..4ce528fb77 100644
--- a/src/drivers/intel/fsp1_0/Kconfig
+++ b/src/drivers/intel/fsp1_0/Kconfig
@@ -34,17 +34,6 @@ config DCACHE_RAM_SIZE
hex
default 0x4000
-config FSP_1_0_DEBUG_LEVEL
- int "FSP debug level (0-3)"
- default 0
- range 0 3
- help
- Select the debug level, where:
- 0: DISABLED
- 1: MINIMUM
- 2: NORMAL
- 3: MAXIMUM
-
config FSP_HEADER_PATH
string "Location of FSP headers"
help
diff --git a/src/soc/intel/fsp_broadwell_de/fsp/Kconfig b/src/soc/intel/fsp_broadwell_de/fsp/Kconfig
index b4f48868d4..f958e7194f 100644
--- a/src/soc/intel/fsp_broadwell_de/fsp/Kconfig
+++ b/src/soc/intel/fsp_broadwell_de/fsp/Kconfig
@@ -127,3 +127,14 @@ config FSP_EHCI2_ENABLE
default n
help
Enable EHCI controller 2
+
+config FSP_DEBUG_LEVEL
+ int "FSP debug level (0-3)"
+ default 0
+ range 0 3
+ help
+ Select the debug level, where:
+ 0: DISABLED
+ 1: MINIMUM
+ 2: NORMAL
+ 3: MAXIMUM
diff --git a/src/soc/intel/fsp_broadwell_de/fsp/chipset_fsp_util.c b/src/soc/intel/fsp_broadwell_de/fsp/chipset_fsp_util.c
index ef6212eb4b..b8ef6b18b4 100644
--- a/src/soc/intel/fsp_broadwell_de/fsp/chipset_fsp_util.c
+++ b/src/soc/intel/fsp_broadwell_de/fsp/chipset_fsp_util.c
@@ -69,7 +69,7 @@ static void ConfigureDefaultUpdData(UPD_DATA_REGION *UpdData)
if (!IS_ENABLED(CONFIG_CONSOLE_SERIAL))
UpdData->SerialPortType = 0;
- UpdData->DebugOutputLevel = CONFIG_FSP_1_0_DEBUG_LEVEL;
+ UpdData->DebugOutputLevel = CONFIG_FSP_DEBUG_LEVEL;
/*
* Memory Down