summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorScott Duplichan <scott@notabs.org>2010-10-19 04:36:42 +0000
committerScott Duplichan <scott@notabs.org>2010-10-19 04:36:42 +0000
commit236aef238f6e5c735cc9f253746def582fbaf8ff (patch)
treeb9e49ede318d6aae2098aa7c1c81ede9e732eeb1
parentaf786b618d5e1aafe1e5b8d9ed49b55903381a2e (diff)
downloadcoreboot-236aef238f6e5c735cc9f253746def582fbaf8ff.tar.xz
To reduce boot time, remove the double startup IPI and 10 ms delay from lapic_cpu_init.c. The change is
currently restricted to recent model AMD processors, though it could be applied to others after successful testing. Signed-off-by: Scott Duplichan <scott@notabs.org> Acked-by: Myles Watson <mylesgw@gmail.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5967 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
-rw-r--r--src/cpu/x86/lapic/lapic_cpu_init.c6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/cpu/x86/lapic/lapic_cpu_init.c b/src/cpu/x86/lapic/lapic_cpu_init.c
index 87452653ca..602e764b77 100644
--- a/src/cpu/x86/lapic/lapic_cpu_init.c
+++ b/src/cpu/x86/lapic/lapic_cpu_init.c
@@ -113,7 +113,9 @@ static int lapic_start_cpu(unsigned long apicid)
}
return 0;
}
+#if !defined (CONFIG_CPU_AMD_MODEL_10XXX) && !defined (CONFIG_CPU_AMD_MODEL_14XXX)
mdelay(10);
+#endif
printk(BIOS_SPEW, "Deasserting INIT.\n");
@@ -143,7 +145,11 @@ static int lapic_start_cpu(unsigned long apicid)
start_eip = (unsigned long)_secondary_start;
#endif
+#if !defined (CONFIG_CPU_AMD_MODEL_10XXX) && !defined (CONFIG_CPU_AMD_MODEL_14XXX)
num_starts = 2;
+#else
+ num_starts = 1;
+#endif
/*
* Run STARTUP IPI loop.