summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2021-01-26 18:09:46 +0100
committerFelix Held <felix-coreboot@felixheld.de>2021-01-28 00:16:55 +0000
commit613f9fc91f7b3894d862dc48e118d212f788381b (patch)
treef76fc22f52ca4a139824dd6f7d0e2679830ae41e
parentc9634997912d80ac2e331b7514a893d5b63ccff4 (diff)
downloadcoreboot-613f9fc91f7b3894d862dc48e118d212f788381b.tar.xz
soc/amd/cezanne/chip: add empty SoC device operations
Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ic6321223b3b4b8d27ac696fdeeec75fd4bd1e6bb Reviewed-on: https://review.coreboot.org/c/coreboot/+/49952 Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
-rw-r--r--src/soc/amd/cezanne/chip.c19
1 files changed, 18 insertions, 1 deletions
diff --git a/src/soc/amd/cezanne/chip.c b/src/soc/amd/cezanne/chip.c
index 39c7083768..2869c932cb 100644
--- a/src/soc/amd/cezanne/chip.c
+++ b/src/soc/amd/cezanne/chip.c
@@ -3,4 +3,21 @@
#include <device/device.h>
#include "chip.h"
-struct chip_operations soc_amd_cezanne_ops = { NULL };
+static void enable_dev(struct device *dev)
+{
+}
+
+static void soc_init(void *chip_info)
+{
+}
+
+static void soc_final(void *chip_info)
+{
+}
+
+struct chip_operations soc_amd_cezanne_ops = {
+ CHIP_NAME("AMD Cezanne SoC")
+ .enable_dev = enable_dev,
+ .init = soc_init,
+ .final = soc_final
+};