diff options
| author | Peichao Wang <peichao.wang@bitland.corp-partner.google.com> | 2019-09-09 09:10:54 +0800 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2019-09-10 12:11:30 +0000 |
| commit | 632283092c168f2465acbe56cf0a8bb7fc17e93f (patch) | |
| tree | c60ecdc9ea74b7d1b1de987001c2cb68874462da | |
| parent | 203061c24aba584edbd54dfe634ca1038c5e1ac1 (diff) | |
| download | coreboot-632283092c168f2465acbe56cf0a8bb7fc17e93f.tar.xz | |
mb/google/kahlee/treeya: Tune I2C bus 1, 2 and 3 clock
Tune I2C bus 1, 2 and 3 clock and make them meet spec.
BUG=b:140665478
TEST==flash coreboot to the DUT and measure I2C bus 1,2,3 clock
frequency less than 400KHz
Signed-off-by: Peichao.Wang <peichao.wang@bitland.corp-partner.google.com>
Change-Id: I6b2a51a866e57d13fe528452e4efdcf17a72317f
Reviewed-on: https://review.coreboot.org/c/coreboot/+/35298
Reviewed-by: Martin Roth <martinroth@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
| -rw-r--r-- | src/mainboard/google/kahlee/variants/treeya/devicetree.cb | 10 |
1 files changed, 5 insertions, 5 deletions
diff --git a/src/mainboard/google/kahlee/variants/treeya/devicetree.cb b/src/mainboard/google/kahlee/variants/treeya/devicetree.cb index beb99e0a7a..2e25340b6e 100644 --- a/src/mainboard/google/kahlee/variants/treeya/devicetree.cb +++ b/src/mainboard/google/kahlee/variants/treeya/devicetree.cb @@ -35,22 +35,22 @@ chip soc/amd/stoneyridge register "i2c[1]" = "{ .early_init = 1, .speed = I2C_SPEED_FAST, - .rise_time_ns = 62, + .rise_time_ns = 3, .fall_time_ns = 2, }" # Enable I2C2 for trackpad, pen at 400kHz register "i2c[2]" = "{ .speed = I2C_SPEED_FAST, - .rise_time_ns = 170, - .fall_time_ns = 91, + .rise_time_ns = 3, + .fall_time_ns = 2, }" # Enable I2C3 for touchscreen at 400kHz register "i2c[3]" = "{ .speed = I2C_SPEED_FAST, - .rise_time_ns = 84, - .fall_time_ns = 50, + .rise_time_ns = 16, + .fall_time_ns = 8, }" register "i2c_scl_reset" = "GPIO_I2C0_SCL | GPIO_I2C1_SCL | \ |