summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorStefan Reinauer <reinauer@chromium.org>2012-05-23 11:21:10 -0700
committerPatrick Georgi <patrick@georgi-clan.de>2012-05-29 11:26:31 +0200
commit6e901fd3d267fafe97bb8404702919ce5e21a0e1 (patch)
tree6f35abefccc24bfce960958fd16dca632d83f2c9
parent206c890f6a497eef212f12077d15f0832824095b (diff)
downloadcoreboot-6e901fd3d267fafe97bb8404702919ce5e21a0e1.tar.xz
Sandybridge: Fix MRC cache calculation
The MRC region is described by Kconfig variables, no further math or parsing is required at this point. Change-Id: I290d8788b69ef007e9ea2317ce55aefa2d791883 Signed-off-by: Stefan Reinauer <reinauer@google.com> Reviewed-on: http://review.coreboot.org/1046 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
-rw-r--r--src/northbridge/intel/sandybridge/mrccache.c6
1 files changed, 2 insertions, 4 deletions
diff --git a/src/northbridge/intel/sandybridge/mrccache.c b/src/northbridge/intel/sandybridge/mrccache.c
index 5c4c3825ce..aad2b9104f 100644
--- a/src/northbridge/intel/sandybridge/mrccache.c
+++ b/src/northbridge/intel/sandybridge/mrccache.c
@@ -65,8 +65,8 @@ u32 get_mrc_cache_region(struct mrc_data_container **mrc_region_ptr)
{
u8 *mrc_region;
u32 region_size;
- u32 *data;
#ifdef USE_FDT_FMAP_FOR_MRC_CACHE
+ u32 *data;
const struct fdt_header *fdt_header;
const struct fdt_property *fdtp;
int offset, len;
@@ -114,10 +114,8 @@ u32 get_mrc_cache_region(struct mrc_data_container **mrc_region_ptr)
region_size = fdt32_to_cpu(data[1]);
mrc_region = (u8*)((unsigned long)flashrom_base + fdt32_to_cpu(data[0]));
#else
- data = (u32 *)((void *)(CONFIG_MRC_CACHE_BASE + CONFIG_MRC_CACHE_LOCATION + 12));
-
region_size = CONFIG_MRC_CACHE_SIZE;
- mrc_region = (u8*)(CONFIG_MRC_CACHE_BASE + be32_to_cpu(data[0]));
+ mrc_region = (u8*)(CONFIG_MRC_CACHE_BASE + CONFIG_MRC_CACHE_LOCATION);
#endif
*mrc_region_ptr = (struct mrc_data_container *)mrc_region;