summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJonathan Neuschäfer <j.neuschaefer@gmx.net>2018-12-11 15:16:29 +0100
committerPatrick Georgi <pgeorgi@google.com>2018-12-19 05:17:58 +0000
commitdca74c16a377e8287bd3c4bbe0630a1a44343aab (patch)
tree82c23d881ab1c557ba7853d20a1739c2c052046f
parent84eb41d74cc555a95fa98fb07e5faff17ffc510f (diff)
downloadcoreboot-dca74c16a377e8287bd3c4bbe0630a1a44343aab.tar.xz
Documentation/soc/intel/icelake: Fix references between documents
Change-Id: Ifbdab15b1183998712f92d1f2f5340d2ad1451dc Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net> Reviewed-on: https://review.coreboot.org/c/30157 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tristan Corrick <tristan@corrick.kiwi>
-rw-r--r--Documentation/mainboard/google/dragonegg.md4
-rw-r--r--Documentation/mainboard/intel/icelake_rvp.md4
-rw-r--r--Documentation/soc/intel/icelake/iceLake_coreboot_development.md4
3 files changed, 6 insertions, 6 deletions
diff --git a/Documentation/mainboard/google/dragonegg.md b/Documentation/mainboard/google/dragonegg.md
index df4fe16d44..ef7e61b710 100644
--- a/Documentation/mainboard/google/dragonegg.md
+++ b/Documentation/mainboard/google/dragonegg.md
@@ -4,14 +4,14 @@ This page describes how to run coreboot on the google dragonegg board.
Dragonegg is based on Intel Ice Lake platform, please refer to below link to get more details
```eval_rst
-:doc:`../../soc/intel/iceLake_coreboot_development.md`
+:doc:`../../soc/intel/icelake/iceLake_coreboot_development`
```
## Building coreboot
* Follow build instructions mentioned in Ice Lake document
```eval_rst
-:doc:`../../soc/intel/iceLake_coreboot_development.md`
+:doc:`../../soc/intel/icelake/iceLake_coreboot_development`
```
* The default options for this board should result in a fully working image:
diff --git a/Documentation/mainboard/intel/icelake_rvp.md b/Documentation/mainboard/intel/icelake_rvp.md
index 09f2185b0b..514ba6b4dd 100644
--- a/Documentation/mainboard/intel/icelake_rvp.md
+++ b/Documentation/mainboard/intel/icelake_rvp.md
@@ -4,14 +4,14 @@ This page describes how to run coreboot on the Intel icelake_rvp board.
Ice Lake RVP is based on Intel Ice Lake platform, please refer to below link to get more details
```eval_rst
-:doc:`../../soc/intel/iceLake_coreboot_development.md`
+:doc:`../../soc/intel/icelake/iceLake_coreboot_development`
```
## Building coreboot
* Follow build instructions mentioned in Ice Lake document
```eval_rst
-:doc:`../../soc/intel/iceLake_coreboot_development.md`
+:doc:`../../soc/intel/icelake/iceLake_coreboot_development`
```
* The default options for this board should result in a fully working image:
diff --git a/Documentation/soc/intel/icelake/iceLake_coreboot_development.md b/Documentation/soc/intel/icelake/iceLake_coreboot_development.md
index 6f194cae15..5f8e279841 100644
--- a/Documentation/soc/intel/icelake/iceLake_coreboot_development.md
+++ b/Documentation/soc/intel/icelake/iceLake_coreboot_development.md
@@ -17,12 +17,12 @@ Like any other Intel SoC, Ice Lake coreboot development is also based on "Intel
2. Additionally provides Firmware code support for Intel Reference Platform (RVP), known as Ice lake RVP with same SoC.
```eval_rst
- :doc:`../../../mainboard/intel/icelake_rvp.md`
+ :doc:`../../../mainboard/intel/icelake_rvp`
```
3. OEMs to design based on reference platform and make use of mainboard sample code. Dragonegg is Ice Lake based mainboard developed by Google
```eval_rst
- :doc:`../../../mainboard/google/dragonegg.md`
+ :doc:`../../../mainboard/google/dragonegg`
```
### Summary: