summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-03-04 16:11:28 +0100
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-03-13 04:23:23 +0000
commite183429bd2bbfa8e75480bfc4ec37b20afa04f2f (patch)
tree8accb6e3a3b5369bbd61810c34e0897389573964
parent18d6b0c926e671b21e539611dbfe41a2420f283f (diff)
downloadcoreboot-e183429bd2bbfa8e75480bfc4ec37b20afa04f2f.tar.xz
nb/intel/stage_cache.c: Drop unnecessary includes
Change-Id: If6224c28012241e4925e05e14f0499857054f178 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/31714 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
-rw-r--r--src/northbridge/intel/gm45/stage_cache.c4
-rw-r--r--src/northbridge/intel/i945/stage_cache.c4
-rw-r--r--src/northbridge/intel/pineview/stage_cache.c4
-rw-r--r--src/northbridge/intel/x4x/stage_cache.c4
4 files changed, 4 insertions, 12 deletions
diff --git a/src/northbridge/intel/gm45/stage_cache.c b/src/northbridge/intel/gm45/stage_cache.c
index cbe4556bab..47f08c1397 100644
--- a/src/northbridge/intel/gm45/stage_cache.c
+++ b/src/northbridge/intel/gm45/stage_cache.c
@@ -13,11 +13,9 @@
* GNU General Public License for more details.
*/
-#include <cbmem.h>
-#include <device/pci.h>
+#include <stdint.h>
#include <stage_cache.h>
#include <cpu/intel/smm/gen1/smi.h>
-#include "gm45.h"
void stage_cache_external_region(void **base, size_t *size)
{
diff --git a/src/northbridge/intel/i945/stage_cache.c b/src/northbridge/intel/i945/stage_cache.c
index b659796ea8..47f08c1397 100644
--- a/src/northbridge/intel/i945/stage_cache.c
+++ b/src/northbridge/intel/i945/stage_cache.c
@@ -13,11 +13,9 @@
* GNU General Public License for more details.
*/
-#include <cbmem.h>
-#include <device/pci.h>
+#include <stdint.h>
#include <stage_cache.h>
#include <cpu/intel/smm/gen1/smi.h>
-#include "i945.h"
void stage_cache_external_region(void **base, size_t *size)
{
diff --git a/src/northbridge/intel/pineview/stage_cache.c b/src/northbridge/intel/pineview/stage_cache.c
index 6f949e69bd..47f08c1397 100644
--- a/src/northbridge/intel/pineview/stage_cache.c
+++ b/src/northbridge/intel/pineview/stage_cache.c
@@ -13,11 +13,9 @@
* GNU General Public License for more details.
*/
-#include <cbmem.h>
-#include <device/pci.h>
+#include <stdint.h>
#include <stage_cache.h>
#include <cpu/intel/smm/gen1/smi.h>
-#include "pineview.h"
void stage_cache_external_region(void **base, size_t *size)
{
diff --git a/src/northbridge/intel/x4x/stage_cache.c b/src/northbridge/intel/x4x/stage_cache.c
index 8862c61db0..47f08c1397 100644
--- a/src/northbridge/intel/x4x/stage_cache.c
+++ b/src/northbridge/intel/x4x/stage_cache.c
@@ -13,11 +13,9 @@
* GNU General Public License for more details.
*/
-#include <cbmem.h>
-#include <device/pci.h>
+#include <stdint.h>
#include <stage_cache.h>
#include <cpu/intel/smm/gen1/smi.h>
-#include "x4x.h"
void stage_cache_external_region(void **base, size_t *size)
{