summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2020-01-07 11:00:50 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2020-01-12 16:02:55 +0000
commit61af679838ab52318641828b6a77c81229033c77 (patch)
tree36ea549af8cd0c6ffa5dbca29c318196b0e43dac
parent9e581ec2264b39e7268fdf1dbcaaa82705111df9 (diff)
downloadcoreboot-61af679838ab52318641828b6a77c81229033c77.tar.xz
aopen/dxplplusu,intel/e7505: Move mainboard_romstage_entry()
Change-Id: I15aaefdf0c81f58adfeb6f4dde2f05b3c06fd145 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38266 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
-rw-r--r--src/northbridge/intel/e7505/Makefile.inc1
-rw-r--r--src/northbridge/intel/e7505/romstage.c (renamed from src/mainboard/aopen/dxplplusu/romstage.c)0
2 files changed, 1 insertions, 0 deletions
diff --git a/src/northbridge/intel/e7505/Makefile.inc b/src/northbridge/intel/e7505/Makefile.inc
index 9b68e13b9b..29ac4379cf 100644
--- a/src/northbridge/intel/e7505/Makefile.inc
+++ b/src/northbridge/intel/e7505/Makefile.inc
@@ -3,6 +3,7 @@ ifeq ($(CONFIG_NORTHBRIDGE_INTEL_E7505),y)
ramstage-y += northbridge.c
ramstage-y += memmap.c
+romstage-y += romstage.c
romstage-y += raminit.c
romstage-y += memmap.c
diff --git a/src/mainboard/aopen/dxplplusu/romstage.c b/src/northbridge/intel/e7505/romstage.c
index 6c74c1febf..6c74c1febf 100644
--- a/src/mainboard/aopen/dxplplusu/romstage.c
+++ b/src/northbridge/intel/e7505/romstage.c