summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRonald G. Minnich <rminnich@gmail.com>2006-03-14 20:17:35 +0000
committerRonald G. Minnich <rminnich@gmail.com>2006-03-14 20:17:35 +0000
commita83b9762fce9012161eb39813f357dee673670aa (patch)
tree4826b03781c4a81d7936d7b1195c941074901c6a
parenta41ff52ba9eceb0ef72eddc8f2c14be5751d85a3 (diff)
downloadcoreboot-a83b9762fce9012161eb39813f357dee673670aa.tar.xz
for different pll values.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2199 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
-rw-r--r--src/mainboard/amd/rumba/auto.c2
-rw-r--r--src/mainboard/lippert/frontrunner/auto.c4
-rw-r--r--src/northbridge/amd/gx2/pll_reset.c2
3 files changed, 6 insertions, 2 deletions
diff --git a/src/mainboard/amd/rumba/auto.c b/src/mainboard/amd/rumba/auto.c
index 6b2fd758c0..744cba17d8 100644
--- a/src/mainboard/amd/rumba/auto.c
+++ b/src/mainboard/amd/rumba/auto.c
@@ -42,7 +42,7 @@ static void sdram_set_spd_registers(const struct mem_controller *ctrl) {
#define PLLMSRhi 0x00001490
#define PLLMSRlo 0x02000030
-#define PLLMSRhi2 ((0xde << 16) | (1 << 26) | (1 << 24))
+#define PLLMSRlo1 ((0xde << 16) | (1 << 26) | (1 << 24))
#define PLLMSRlo2 ((1<<14) |(1<<13) | (1<<0))
#include "northbridge/amd/gx2/pll_reset.c"
diff --git a/src/mainboard/lippert/frontrunner/auto.c b/src/mainboard/lippert/frontrunner/auto.c
index 5ad5576291..bd9e785445 100644
--- a/src/mainboard/lippert/frontrunner/auto.c
+++ b/src/mainboard/lippert/frontrunner/auto.c
@@ -42,6 +42,10 @@ static void sdram_set_spd_registers(const struct mem_controller *ctrl)
#include "northbridge/amd/gx2/raminit.c"
#include "sdram/generic_sdram.c"
+#define PLLMSRhi 0x00000226
+#define PLLMSRlo 0x81000048
+#define PLLMSRlo1 ((0xde << 16) | (1 << 26) | (1 << 24))
+#define PLLMSRlo2 ((1<<14) |(1<<13) | (1<<0))
#include "northbridge/amd/gx2/pll_reset.c"
diff --git a/src/northbridge/amd/gx2/pll_reset.c b/src/northbridge/amd/gx2/pll_reset.c
index 248f422cc0..43c3ff144d 100644
--- a/src/northbridge/amd/gx2/pll_reset.c
+++ b/src/northbridge/amd/gx2/pll_reset.c
@@ -136,7 +136,7 @@ static void pll_reset(void)
msr.hi = PLLMSRhi;
msr.lo = PLLMSRlo;
wrmsr(GLCP_SYS_RSTPLL, msr);
- msr.lo |= PLLMSRhi2;
+ msr.lo |= PLLMSRlo1;
wrmsr(GLCP_SYS_RSTPLL, msr);
print_debug("Reset PLL\n\r");