summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMichael Niewöhner <foss@mniewoehner.de>2020-09-18 00:03:58 +0200
committerMichael Niewöhner <foss@mniewoehner.de>2020-09-20 21:32:11 +0000
commitc9ebf8d50110e54cc6a928580b6c4e8f1913f648 (patch)
tree785b801a4bd147ebb2f883601066bdd94dd26a45
parent1c065b311b327af72d1147c6d4facc7c04dba4d3 (diff)
downloadcoreboot-c9ebf8d50110e54cc6a928580b6c4e8f1913f648.tar.xz
mb/system76/lemp9: drop disabled options from devicetree
Drop all options with zero-value, since they already default to 0. Change-Id: I2a1a91778e83dc49c6dcf2d518cd3591f7ec4cfa Signed-off-by: Michael Niewöhner <foss@mniewoehner.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/45491 Reviewed-by: Felix Singer <felixsinger@posteo.net> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
-rw-r--r--src/mainboard/system76/lemp9/devicetree.cb21
1 files changed, 0 insertions, 21 deletions
diff --git a/src/mainboard/system76/lemp9/devicetree.cb b/src/mainboard/system76/lemp9/devicetree.cb
index a2122ba59e..e4718469e4 100644
--- a/src/mainboard/system76/lemp9/devicetree.cb
+++ b/src/mainboard/system76/lemp9/devicetree.cb
@@ -12,16 +12,6 @@ chip soc/intel/cannonlake
# Send an extra VR mailbox command for the PS4 exit issue
register "SendVrMbxCmd" = "2"
-# ACPI (soc/intel/cannonlake/acpi.c)
- # Disable s0ix
- register "s0ix_enable" = "0"
-
- # PM Timer Enabled
- register "PmTimerDisabled" = "0"
-
- # Disable DPTF
- register "dptf_enable" = "0"
-
# CPU (soc/intel/cannonlake/cpu.c)
# Power limit
register "power_limits_config" = "{
@@ -98,7 +88,6 @@ chip soc/intel/cannonlake
device pci 12.6 off end # GSPI #2
device pci 13.0 off end # Integrated Sensor Hub
device pci 14.0 on # USB xHCI
- register "SsicPortEnable" = "0"
# USB2
register "usb2_ports[0]" = "USB2_PORT_MID(OC_SKIP)" # Type-A port 1
register "usb2_ports[1]" = "USB2_PORT_TYPE_C(OC_SKIP)" # Type-C port 2
@@ -211,17 +200,7 @@ chip soc/intel/cannonlake
device pci 1f.1 off end # P2SB
device pci 1f.2 off end # Power Management Controller
device pci 1f.3 on # Intel HDA
- register "PchHdaDspEnable" = "0"
register "PchHdaAudioLinkHda" = "1"
- register "PchHdaAudioLinkDmic0" = "0"
- register "PchHdaAudioLinkDmic1" = "0"
- register "PchHdaAudioLinkSsp0" = "0"
- register "PchHdaAudioLinkSsp1" = "0"
- register "PchHdaAudioLinkSsp2" = "0"
- register "PchHdaAudioLinkSndw1" = "0"
- register "PchHdaAudioLinkSndw2" = "0"
- register "PchHdaAudioLinkSndw3" = "0"
- register "PchHdaAudioLinkSndw4" = "0"
end
device pci 1f.4 on end # SMBus
device pci 1f.5 on end # PCH SPI