diff options
author | Edward O'Callaghan <eocallaghan@alterapraxis.com> | 2014-09-13 06:06:05 +1000 |
---|---|---|
committer | Edward O'Callaghan <eocallaghan@alterapraxis.com> | 2014-09-12 23:21:10 +0200 |
commit | cf6f9b9464732b9deb862a60d0fa2b1fe1c8ae9f (patch) | |
tree | 488c74720224f60952e5185d4fb2b26a24cc099d | |
parent | 4d7d25f38abac4bcd3ea88a50b5f529f1e9ddb44 (diff) | |
download | coreboot-cf6f9b9464732b9deb862a60d0fa2b1fe1c8ae9f.tar.xz |
mainboard/lenovo/t530: Make cdrom drive work by fixing devicetree
Change-Id: I804aff0fa53609e5fc70301053f075aa54b9bde5
Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Reviewed-on: http://review.coreboot.org/6893
Tested-by: build bot (Jenkins)
Reviewed-by: Idwer Vollering <vidwer@gmail.com>
-rw-r--r-- | src/mainboard/lenovo/t530/devicetree.cb | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/lenovo/t530/devicetree.cb b/src/mainboard/lenovo/t530/devicetree.cb index b22d405101..7d9754f517 100644 --- a/src/mainboard/lenovo/t530/devicetree.cb +++ b/src/mainboard/lenovo/t530/devicetree.cb @@ -61,8 +61,8 @@ chip northbridge/intel/sandybridge register "gpi1_routing" = "2" register "gpi8_routing" = "2" - # Enable SATA ports 0 (HDD bay) & 1 (dock) & 2 (msata) - register "sata_port_map" = "0x7" + # Enable SATA ports 0 (HDD bay) & 1 (ODD bay) & 2 (mSATA) & 3 (eSATA) & 4 (dock) + register "sata_port_map" = "0x3f" # Set max SATA speed to 6.0 Gb/s register "sata_interface_speed_support" = "0x3" |