diff options
| author | Alex Mauer <hawke@hawkesnest.net> | 2008-09-11 17:19:19 +0000 |
|---|---|---|
| committer | Alex Mauer <hawke@hawkesnest.net> | 2008-09-11 17:19:19 +0000 |
| commit | 232dc970bc0f0b48b7d16b4746a5fd2fd7f62426 (patch) | |
| tree | 87774d07107cee4946ed69c746b204f9effc5019 | |
| parent | f657d7537538ed83e0768ccce499329ac22a0b5b (diff) | |
| download | coreboot-232dc970bc0f0b48b7d16b4746a5fd2fd7f62426.tar.xz | |
Add the target for the previously-added jetway mainboard.
This target is a copy of the epia-cn target, with only
COREBOOT_EXTRA_VERSION modified.
Signed-off-by: Alex Mauer <hawke@hawkesnest.net>
Acked-by: Ronald G. Minnich <rminnich@gmail.com>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3573 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
| -rw-r--r-- | targets/jetway/j7f24/Config.lb | 45 |
1 files changed, 45 insertions, 0 deletions
diff --git a/targets/jetway/j7f24/Config.lb b/targets/jetway/j7f24/Config.lb new file mode 100644 index 0000000000..268873d07a --- /dev/null +++ b/targets/jetway/j7f24/Config.lb @@ -0,0 +1,45 @@ +## +## This file is part of the coreboot project. +## +## Copyright (C) 2008 VIA Technologies, Inc. +## (Written by Aaron Lwe <aaron.lwe@gmail.com> for VIA) +## +## This program is free software; you can redistribute it and/or modify +## it under the terms of the GNU General Public License as published by +## the Free Software Foundation; either version 2 of the License, or +## (at your option) any later version. +## +## This program is distributed in the hope that it will be useful, +## but WITHOUT ANY WARRANTY; without even the implied warranty of +## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +## GNU General Public License for more details. +## +## You should have received a copy of the GNU General Public License +## along with this program; if not, write to the Free Software +## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA +## + +target jetway-j7f24 +mainboard jetway/j7f24 + +option MAXIMUM_CONSOLE_LOGLEVEL=8 +option DEFAULT_CONSOLE_LOGLEVEL=8 +option CONFIG_CONSOLE_SERIAL8250=1 + +# coreboot C code runs at this location in RAM +option _RAMBASE=0x00004000 + +# +# If space is allotted for a VGA BIOS, +# generate the final ROM like this: +# cat vgabios bochsbios coreboot.rom > coreboot.rom.final +# +#option ROM_SIZE = (512 * 1024) - (63 * 1024) - (64 * 1024) +option ROM_SIZE = (512 * 1024) + +romimage "image" + option COREBOOT_EXTRA_VERSION = "-j7f24" + payload ../payload.elf +end + +buildrom ./coreboot.rom ROM_SIZE "image" |