summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMatt DeVillier <matt.devillier@gmail.com>2017-04-17 18:35:00 -0500
committerMartin Roth <martinroth@google.com>2017-06-02 18:28:30 +0200
commit2b1e996bbf7a176cc0c868546d6a13ff010dd069 (patch)
tree0bc83af1103f69d3a5cb62274359a7379fbbd4a1
parent051d6085e4ba6154fa55bc3911c45209672ddc00 (diff)
downloadcoreboot-2b1e996bbf7a176cc0c868546d6a13ff010dd069.tar.xz
soc/broadwell: add missing USB port defs
Add device/address stubs for XHCI USB ports 7/8, 10-15. Stub data will be supplemented by board-specific info added in subsequent commits. Change-Id: Ice86bd226a70bd5996430e7a68a026cc825ba187 Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/19968 Reviewed-by: Martin Roth <martinroth@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
-rw-r--r--src/soc/intel/broadwell/acpi/xhci.asl9
1 files changed, 8 insertions, 1 deletions
diff --git a/src/soc/intel/broadwell/acpi/xhci.asl b/src/soc/intel/broadwell/acpi/xhci.asl
index a70ded9176..53b3956908 100644
--- a/src/soc/intel/broadwell/acpi/xhci.asl
+++ b/src/soc/intel/broadwell/acpi/xhci.asl
@@ -355,12 +355,19 @@ Device (XHCI)
{
Name (_ADR, 0x00000000)
- // How many are there?
Device (PRT1) { Name (_ADR, 1) } // USB Port 0
Device (PRT2) { Name (_ADR, 2) } // USB Port 1
Device (PRT3) { Name (_ADR, 3) } // USB Port 2
Device (PRT4) { Name (_ADR, 4) } // USB Port 3
Device (PRT5) { Name (_ADR, 5) } // USB Port 4
Device (PRT6) { Name (_ADR, 6) } // USB Port 5
+ Device (PRT7) { Name (_ADR, 7) } // USB Port 6
+ Device (PRT8) { Name (_ADR, 8) } // USB Port 7
+ Device (SSP1) { Name (_ADR, 10) } // USB Port 10
+ Device (SSP2) { Name (_ADR, 11) } // USB Port 11
+ Device (SSP3) { Name (_ADR, 12) } // USB Port 12
+ Device (SSP4) { Name (_ADR, 13) } // USB Port 13
+ Device (SSP5) { Name (_ADR, 14) } // USB Port 14
+ Device (SSP6) { Name (_ADR, 15) } // USB Port 15
}
}