summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJohn Zhao <john.zhao@intel.com>2020-05-27 23:11:19 -0700
committerFurquan Shaikh <furquan@google.com>2020-05-30 00:42:15 +0000
commit23e8b5b4949063319c339120f13e392a90493b58 (patch)
tree89a760ede3520fb5ece385e3797784d5cd7b27ae
parent74b1919f1779a3a3b1a0320482784bb31234b175 (diff)
downloadcoreboot-23e8b5b4949063319c339120f13e392a90493b58.tar.xz
soc/intel/tigerlake: Configure TcssDma0En and TcssDma1En
Determine the TcssDma0 and TcssDma1 enabling based on TBT DMA controllers setting. BUG=:b:146624360 TEST=Booted on Volteer and verified TcssDma0 and TcssDma1 enabling. lspci shows TcssDma0(0d.2) and TcssDma1(0d.3). Signed-off-by: John Zhao <john.zhao@intel.com> Change-Id: I61ac4131481374e9a2a34d1a30f822046c3897fb Reviewed-on: https://review.coreboot.org/c/coreboot/+/41812 Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com> Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
-rw-r--r--src/soc/intel/tigerlake/chip.h4
-rw-r--r--src/soc/intel/tigerlake/romstage/fsp_params.c13
2 files changed, 11 insertions, 6 deletions
diff --git a/src/soc/intel/tigerlake/chip.h b/src/soc/intel/tigerlake/chip.h
index 5892829ef4..ed09aaa936 100644
--- a/src/soc/intel/tigerlake/chip.h
+++ b/src/soc/intel/tigerlake/chip.h
@@ -216,10 +216,6 @@ struct soc_intel_tigerlake_config {
uint8_t TcssXhciEn;
uint8_t TcssXdciEn;
- /* TCSS DMA */
- uint8_t TcssDma0En;
- uint8_t TcssDma1En;
-
/*
* IOM Port Config
* If a port orientation needs to be controlled by the SOC this setting must be
diff --git a/src/soc/intel/tigerlake/romstage/fsp_params.c b/src/soc/intel/tigerlake/romstage/fsp_params.c
index ede5059a5e..f7956c80be 100644
--- a/src/soc/intel/tigerlake/romstage/fsp_params.c
+++ b/src/soc/intel/tigerlake/romstage/fsp_params.c
@@ -116,8 +116,17 @@ static void soc_memory_init_params(FSP_M_CONFIG *m_cfg,
m_cfg->TcssXdciEn = config->TcssXdciEn;
/* TCSS DMA */
- m_cfg->TcssDma0En = config->TcssDma0En;
- m_cfg->TcssDma1En = config->TcssDma1En;
+ dev = pcidev_path_on_root(SA_DEVFN_TCSS_DMA0);
+ if (dev)
+ m_cfg->TcssDma0En = dev->enabled;
+ else
+ m_cfg->TcssDma0En = 0;
+
+ dev = pcidev_path_on_root(SA_DEVFN_TCSS_DMA1);
+ if (dev)
+ m_cfg->TcssDma1En = dev->enabled;
+ else
+ m_cfg->TcssDma1En = 0;
/* USB4/TBT */
dev = pcidev_path_on_root(SA_DEVFN_TBT0);