summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorPhilipp Hug <philipp@hug.cx>2018-09-10 19:32:23 +0200
committerPatrick Georgi <pgeorgi@google.com>2018-09-10 20:36:45 +0000
commit2cf9990ec8776d5a514e188144c57ee42428e815 (patch)
tree3b4c27e894ea04b437b99f536fad05285a22a63b
parent7f60d24fbda48f982c413528df71d4f56e8df5bf (diff)
downloadcoreboot-2cf9990ec8776d5a514e188144c57ee42428e815.tar.xz
soc/sifive/fu540: Makefile: include mtime_init in ramstage
Fix compilation issue clint.c/mtime.c is needed as well in ramstage due to CR 28372 and 28355 Change-Id: I7c7768744a165b97978bb8f7f95acf7b32ca4aa4 Signed-off-by: Philipp Hug <philipp@hug.cx> Reviewed-on: https://review.coreboot.org/28551 Tested-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
-rw-r--r--src/soc/lowrisc/lowrisc/Makefile.inc1
-rw-r--r--src/soc/sifive/fu540/Makefile.inc1
-rw-r--r--src/soc/ucb/riscv/Makefile.inc1
3 files changed, 3 insertions, 0 deletions
diff --git a/src/soc/lowrisc/lowrisc/Makefile.inc b/src/soc/lowrisc/lowrisc/Makefile.inc
index 9fc52da776..ccd9a16945 100644
--- a/src/soc/lowrisc/lowrisc/Makefile.inc
+++ b/src/soc/lowrisc/lowrisc/Makefile.inc
@@ -3,5 +3,6 @@ ifeq ($(CONFIG_SOC_LOWRISC_LOWRISC),y)
bootblock-y += mtime.c
romstage-y += cbmem.c
ramstage-y += cbmem.c
+ramstage-y += mtime.c
endif
diff --git a/src/soc/sifive/fu540/Makefile.inc b/src/soc/sifive/fu540/Makefile.inc
index 12b814a6f7..b991783b6c 100644
--- a/src/soc/sifive/fu540/Makefile.inc
+++ b/src/soc/sifive/fu540/Makefile.inc
@@ -24,6 +24,7 @@ romstage-y += sdram.c
romstage-y += otp.c
ramstage-y += uart.c
+ramstage-y += clint.c
ramstage-y += media.c
ramstage-y += sdram.c
ramstage-y += cbmem.c
diff --git a/src/soc/ucb/riscv/Makefile.inc b/src/soc/ucb/riscv/Makefile.inc
index 16225c0968..a10f3aae4c 100644
--- a/src/soc/ucb/riscv/Makefile.inc
+++ b/src/soc/ucb/riscv/Makefile.inc
@@ -3,5 +3,6 @@ ifeq ($(CONFIG_SOC_UCB_RISCV),y)
bootblock-y += mtime.c
romstage-y += cbmem.c
ramstage-y += cbmem.c
+ramstage-y += mtime.c
endif