diff options
author | Edward O'Callaghan <eocallaghan@alterapraxis.com> | 2014-08-23 14:25:30 +1000 |
---|---|---|
committer | Edward O'Callaghan <eocallaghan@alterapraxis.com> | 2014-08-24 14:02:50 +0200 |
commit | a51064eb1a7eb04accbc371f37fd80ea851ab7e4 (patch) | |
tree | bffff5a99018f560507c65bcacff94b8986dfa33 | |
parent | 35d5ea97f6b1360ed36acdf0a0a5e608e3682a5c (diff) | |
download | coreboot-a51064eb1a7eb04accbc371f37fd80ea851ab7e4.tar.xz |
lenovo/t530/romstage.c: Trivial - move include to top
Change-Id: I6b80ad0da39e93072e28b48c40e1c71602133e7b
Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Reviewed-on: http://review.coreboot.org/6750
Tested-by: build bot (Jenkins)
Reviewed-by: Vladimir Serbinenko <phcoder@gmail.com>
-rw-r--r-- | src/mainboard/lenovo/t530/romstage.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/lenovo/t530/romstage.c b/src/mainboard/lenovo/t530/romstage.c index 8880e30e95..bb4c0a5484 100644 --- a/src/mainboard/lenovo/t530/romstage.c +++ b/src/mainboard/lenovo/t530/romstage.c @@ -41,6 +41,7 @@ #include <cpu/x86/msr.h> #include "gpio.h" #include <cbfs.h> +#include <cpu/intel/romstage.h> static void pch_enable_lpc(void) { @@ -109,7 +110,6 @@ static void rcba_config(void) RCBA32(BUC) = 0; } -#include <cpu/intel/romstage.h> void main(unsigned long bist) { int boot_mode = 0; |