summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorPatrick Georgi <pgeorgi@google.com>2019-01-10 14:14:16 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-01-10 13:34:52 +0000
commit4b2553eea53b0265db6650e1486647fda82f07a3 (patch)
tree57ecade4adf9af33f42562a1996c4b5f12bb86bd
parent75292a139ed0da9006dffdc6d48a47db91c90f50 (diff)
downloadcoreboot-4b2553eea53b0265db6650e1486647fda82f07a3.tar.xz
soc/intel/cannonlake: complete rename of TCO2_STS_SECOND_TO
TCO2_STS_SECOND_TO was renamed to TCO_STS_SECOND_TO but one use slipped through. Change-Id: I9e3b1cc5cb2f319db35416edf6cea612d755d40a Signed-off-by: Patrick Georgi <pgeorgi@google.com> Reviewed-on: https://review.coreboot.org/c/30805 Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
-rw-r--r--src/soc/intel/cannonlake/elog.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/cannonlake/elog.c b/src/soc/intel/cannonlake/elog.c
index e669772eba..e5541e31a9 100644
--- a/src/soc/intel/cannonlake/elog.c
+++ b/src/soc/intel/cannonlake/elog.c
@@ -85,7 +85,7 @@ static void pch_log_power_and_resets(struct chipset_power_state *ps)
/* TCO Timeout */
if (ps->prev_sleep_state != ACPI_S3 &&
- ps->tco2_sts & TCO2_STS_SECOND_TO)
+ ps->tco2_sts & TCO_STS_SECOND_TO)
elog_add_event(ELOG_TYPE_TCO_RESET);
/* Power Button Override */