summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorDave Frodin <dave.frodin@se-eng.com>2012-02-02 13:38:50 -0700
committerMarc Jones <marcj303@gmail.com>2012-02-20 05:35:12 +0100
commite42d639718cacbca75397bf5a560584ee32ede69 (patch)
tree05677182617331258a17351f302b4db6d2ca96f2
parent3aea95803d2940bf1463e87b2999cf80229f7bf3 (diff)
downloadcoreboot-e42d639718cacbca75397bf5a560584ee32ede69.tar.xz
IEI-Kino Fam10 MPtable fix.
Make changes to MPtable to match the ACPI tables. Change-Id: Icc18c9a25695d01d88d6ee5367064d527cc42bc1 Signed-off-by: Marc Jones <marcj303@gmail.com> Reviewed-on: http://review.coreboot.org/629 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
-rw-r--r--src/mainboard/iei/kino-780am2-fam10/mptable.c39
1 files changed, 32 insertions, 7 deletions
diff --git a/src/mainboard/iei/kino-780am2-fam10/mptable.c b/src/mainboard/iei/kino-780am2-fam10/mptable.c
index 4bf3480fcf..66423e560b 100644
--- a/src/mainboard/iei/kino-780am2-fam10/mptable.c
+++ b/src/mainboard/iei/kino-780am2-fam10/mptable.c
@@ -107,8 +107,30 @@ static void *smp_write_config_table(void *v)
#define PCI_INT(bus, dev, fn, pin)
#endif
+ /* changes added to match acpi tables */
+ PCI_INT(0x0, 0x02, 0x0, 0x12);
+ PCI_INT(0x0, 0x03, 0x0, 0x13);
+ PCI_INT(0x0, 0x04, 0x0, 0x10);
+ PCI_INT(0x0, 0x09, 0x0, 0x11);
+ PCI_INT(0x0, 0x0A, 0x0, 0x12);
+ PCI_INT(0x0, 0x12, 0x2, 0x12);
+ PCI_INT(0x0, 0x12, 0x3, 0x13);
+ PCI_INT(0x0, 0x13, 0x2, 0x10);
+ PCI_INT(0x0, 0x13, 0x2, 0x11);
+ PCI_INT(0x0, 0x14, 0x1, 0x11);
+ PCI_INT(0x0, 0x14, 0x3, 0x13);
+ PCI_INT(0x1, 0x05, 0x2, 0x10);
+ PCI_INT(0x1, 0x05, 0x3, 0x11);
+ PCI_INT(0x2, 0x00, 0x0, 0x12);
+ PCI_INT(0x2, 0x00, 0x1, 0x13);
+ PCI_INT(0x2, 0x00, 0x2, 0x10);
+ PCI_INT(0x2, 0x00, 0x3, 0x11);
+
+ /* RS780 PCI to PCI bridge (PCIE port 4) */
+ PCI_INT(0x0, 0x09, 0x0, 0x11);
+
/* usb */
- PCI_INT(0x0, 0x12, 0x0, 0x10); /* USB */
+ PCI_INT(0x0, 0x12, 0x0, 0x10); /* USB */
PCI_INT(0x0, 0x12, 0x1, 0x11);
PCI_INT(0x0, 0x13, 0x0, 0x12);
PCI_INT(0x0, 0x13, 0x1, 0x13);
@@ -118,22 +140,25 @@ static void *smp_write_config_table(void *v)
PCI_INT(0x0, 0x11, 0x0, 0x16);
/* HD Audio: b0:d20:f1:reg63 should be 0. */
- /* PCI_INT(0x0, 0x14, 0x2, 0x12); */
+ PCI_INT(0x0, 0x14, 0x2, 0x12);
/* on board NIC & Slot PCIE. */
/* PCI_INT(bus_rs780[0x1], 0x5, 0x0, 0x12); */
-/* PCI_INT(bus_rs780[0x1], 0x5, 0x1, 0x13); */
- PCI_INT(bus_rs780[0x2], 0x0, 0x0, 0x12); /* Dev 2, external GFX */
+ /* PCI_INT(bus_rs780[0x1], 0x5, 0x1, 0x13); */
+ PCI_INT(0x1, 0x5, 0x0, 0x12); /* VGA */
+ PCI_INT(0x1, 0x5, 0x1, 0x13); /* Audio */
+ /* PCI_INT(bus_rs780[0x2], 0x0, 0x0, 0x12); */ /* Dev 2, external GFX */
/* PCI_INT(bus_rs780[0x3], 0x0, 0x0, 0x13); */
- PCI_INT(bus_rs780[0x4], 0x0, 0x0, 0x10);
+ /* PCI_INT(bus_rs780[0x4], 0x0, 0x0, 0x10); */
/* configuration B doesnt need dev 5,6,7 */
/*
* PCI_INT(bus_rs780[0x5], 0x0, 0x0, 0x11);
* PCI_INT(bus_rs780[0x6], 0x0, 0x0, 0x12);
* PCI_INT(bus_rs780[0x7], 0x0, 0x0, 0x13);
*/
- PCI_INT(bus_rs780[0x9], 0x0, 0x0, 0x11);
- PCI_INT(bus_rs780[0xA], 0x0, 0x0, 0x12); /* NIC */
+ /* PCI_INT(bus_rs780[0x9], 0x0, 0x0, 0x11); */
+ PCI_INT(0x3, 0x0, 0x0, 0x11); /* NIC */
+ /* PCI_INT(bus_rs780[0xA], 0x0, 0x0, 0x12); NIC */
/* PCI slots */
/* PCI_SLOT 0. */