summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorWim Vervoorn <wvervoorn@eltan.com>2019-12-23 16:16:18 +0100
committerNico Huber <nico.h@gmx.de>2020-01-29 23:24:38 +0000
commit06f855cfe900ea76811d9640f3525664f1d447c7 (patch)
tree60e44550e62d0d02ed6efd47f03a45c22328e083
parentd5f0b4a17b7a3b617614d8b8c100a274a49fc49e (diff)
downloadcoreboot-06f855cfe900ea76811d9640f3525664f1d447c7.tar.xz
soc/intel/skylake/acpi/dptf: Remove processor throttling controls
The fwts method test reports errors on the methods implementing processor throttling control. The T states are not supported in coreboot at this moment. Remove the methods required by processor throttling control. They can be restored when the required support has been added to the SoC implementation. BUG=https://ticket.coreboot.org/issues/252 TEST=tested using fwts on facebook monolith. Found-by: fwts 19.12.00 Change-Id: Ib50607f60cdb2ad03e613d18b40f56a4c4a4c714 Signed-off-by: Wim Vervoorn <wvervoorn@eltan.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38132 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Frans Hendriks <fhendriks@eltan.com>
-rw-r--r--src/soc/intel/skylake/acpi/dptf/cpu.asl65
1 files changed, 0 insertions, 65 deletions
diff --git a/src/soc/intel/skylake/acpi/dptf/cpu.asl b/src/soc/intel/skylake/acpi/dptf/cpu.asl
index 6278b9ff13..c614aaf265 100644
--- a/src/soc/intel/skylake/acpi/dptf/cpu.asl
+++ b/src/soc/intel/skylake/acpi/dptf/cpu.asl
@@ -23,10 +23,6 @@
#endif
External (\_PR.CP00._PSS, PkgObj)
-External (\_PR.CP00._TSS, PkgObj)
-External (\_PR.CP00._TPC, MethodObj)
-External (\_PR.CP00._PTC, PkgObj)
-External (\_PR.CP00._TSD, PkgObj)
External (\_SB.MPDL, IntObj)
Device (B0D4)
@@ -43,67 +39,6 @@ Device (B0D4)
}
/*
- * Processor Throttling Controls
- */
-
- Method (_TSS)
- {
- If (CondRefOf (\_PR.CP00._TSS)) {
- Return (\_PR.CP00._TSS)
- } Else {
- Return (Package ()
- {
- Package () { 0, 0, 0, 0, 0 }
- })
- }
- }
-
- Method (_TPC)
- {
- If (CondRefOf (\_PR.CP00._TPC)) {
- Return (\_PR.CP00._TPC)
- } Else {
- Return (0)
- }
- }
-
- Method (_PTC)
- {
- If (CondRefOf (\_PR.CP00._PTC)) {
- Return (\_PR.CP00._PTC)
- } Else {
- Return (Package ()
- {
- Buffer () { 0 },
- Buffer () { 0 }
- })
- }
- }
-
- Method (_TSD)
- {
- If (CondRefOf (\_PR.CP00._TSD)) {
- Return (\_PR.CP00._TSD)
- } Else {
- Return (Package ()
- {
- Package () { 5, 0, 0, 0, 0 }
- })
- }
- }
-
- Method (_TDL)
- {
- If (CondRefOf (\_PR.CP00._TSS)) {
- Store (SizeOf (\_PR.CP00._TSS), Local0)
- Decrement (Local0)
- Return (Local0)
- } Else {
- Return (0)
- }
- }
-
- /*
* Processor Performance Control
*/