summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-07-10 10:45:16 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-07-14 16:11:59 +0000
commit3ea5b2d2e64d3e680d2d3c6747c218a04d648238 (patch)
tree5e8d8118ac5a345ab253050f37a3c085808fbfe8
parent0badea85a732ad828d7874ce94eea6bbc42598d2 (diff)
downloadcoreboot-3ea5b2d2e64d3e680d2d3c6747c218a04d648238.tar.xz
soc/intel/braswell/romstage/romstage.c: Add missing include
Replace unused <stddef.h> with missing <stdint.h>. Change-Id: I43b8ba5849de30e2ee253382ef85b17f2d0ae589 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43343 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
-rw-r--r--src/soc/intel/braswell/romstage/romstage.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/braswell/romstage/romstage.c b/src/soc/intel/braswell/romstage/romstage.c
index 77d13c46d0..b6b20b9e1b 100644
--- a/src/soc/intel/braswell/romstage/romstage.c
+++ b/src/soc/intel/braswell/romstage/romstage.c
@@ -1,7 +1,7 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#include <cbmem.h>
-#include <stddef.h>
+#include <stdint.h>
#include <arch/io.h>
#include <device/mmio.h>
#include <console/console.h>