summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorUwe Hermann <uwe@hermann-uwe.de>2006-11-21 15:02:27 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2006-11-21 15:02:27 +0000
commit71d310fa9ef9848e4ba9a4714138ff8b3c9bee07 (patch)
tree0a87659250d034732774bb1dabe5db38abc4e1a7
parentd083e7927eb5cd6169c7dccc8580692fcee1cfbe (diff)
downloadcoreboot-71d310fa9ef9848e4ba9a4714138ff8b3c9bee07.tar.xz
Add support for the SyncMOS S29C51001T, S29C51004T, and S29C31004T
flash chips to flashrom (closes: #50). Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Ronald G. Minnich <rminnich@gmail.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2501 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
-rw-r--r--util/flashrom/flash.h5
-rw-r--r--util/flashrom/flashchips.c6
2 files changed, 10 insertions, 1 deletions
diff --git a/util/flashrom/flash.h b/util/flashrom/flash.h
index 086764f203..ccb3665129 100644
--- a/util/flashrom/flash.h
+++ b/util/flashrom/flash.h
@@ -80,7 +80,10 @@ extern struct flashchip flashchips[];
#define MSYSTEMS_MD2802 0x30 /* hmm -- both 0x30 */
#define SM_ID 0x40 /* SyncMOS ID */
-#define S29C51002T 0x02
+#define S29C51001T 0x01 /* SyncMOS S29C51001T/B */
+#define S29C51002T 0x02 /* SyncMOS S29C51002T/B */
+#define S29C51004T 0x03 /* SyncMOS S29C51004T/B */
+#define S29C31004T 0x63 /* SyncMOS S29C31004T */
extern void myusec_delay(int time);
extern void myusec_calibrate_delay();
diff --git a/util/flashrom/flashchips.c b/util/flashrom/flashchips.c
index 1400918545..c1ee4eb647 100644
--- a/util/flashrom/flashchips.c
+++ b/util/flashrom/flashchips.c
@@ -114,8 +114,14 @@ struct flashchip flashchips[] = {
#endif
{"LHF00L04", SHARP_ID, SHARP_LHF00L04, NULL, 1024, 64 * 1024,
probe_lhf00l04, erase_lhf00l04, write_lhf00l04, NULL},
+ {"S29C51001T", SM_ID, S29C51001T, NULL, 128, 128,
+ probe_jedec, erase_chip_jedec, write_49f002, NULL},
{"S29C51002T", SM_ID, S29C51002T, NULL, 256, 128,
probe_jedec, erase_chip_jedec, write_49f002, NULL},
+ {"S29C51004T", SM_ID, S29C51004T, NULL, 512, 128,
+ probe_jedec, erase_chip_jedec, write_49f002, NULL},
+ {"S29C31004T", SM_ID, S29C31004T, NULL, 512, 128,
+ probe_jedec, erase_chip_jedec, write_49f002, NULL},
{NULL,}
};