summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorChris Ching <chingcodes@google.com>2016-05-11 09:06:50 -0600
committerMartin Roth <martinroth@google.com>2016-06-08 18:49:52 +0200
commitb14693193cb850161fa9ba24cca1c8592005453c (patch)
treedaaf1eea8ae48ce2638ff8c263c8d91be2302a7b
parentb8743080d8b927d10966630c439e0cc354da5af1 (diff)
downloadcoreboot-b14693193cb850161fa9ba24cca1c8592005453c.tar.xz
adi/rc-dff: Add Initial implementaion
* Add ADI vendor Copy Intel Mohon Peak mainboard to ADI vendor. No functional changes, only string and ifdef names changed. Change-Id: I25a6d0ec549c79a8ff149d39f72648f625dc36fe Signed-off-by: Chris Ching <chingcodes@google.com> Reviewed-on: https://review.coreboot.org/14778 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
-rw-r--r--src/mainboard/adi/Kconfig16
-rw-r--r--src/mainboard/adi/Kconfig.name2
-rw-r--r--src/mainboard/adi/rcc-dff/Kconfig82
-rw-r--r--src/mainboard/adi/rcc-dff/Kconfig.name2
-rw-r--r--src/mainboard/adi/rcc-dff/Makefile.inc16
-rw-r--r--src/mainboard/adi/rcc-dff/acpi/ec.asl0
-rw-r--r--src/mainboard/adi/rcc-dff/acpi/mainboard.asl26
-rw-r--r--src/mainboard/adi/rcc-dff/acpi/platform.asl60
-rw-r--r--src/mainboard/adi/rcc-dff/acpi/superio.asl0
-rw-r--r--src/mainboard/adi/rcc-dff/acpi/thermal.asl0
-rw-r--r--src/mainboard/adi/rcc-dff/acpi_tables.c79
-rw-r--r--src/mainboard/adi/rcc-dff/board_info.txt4
-rw-r--r--src/mainboard/adi/rcc-dff/cmos.layout112
-rw-r--r--src/mainboard/adi/rcc-dff/config_seabios5
-rw-r--r--src/mainboard/adi/rcc-dff/devicetree.cb64
-rw-r--r--src/mainboard/adi/rcc-dff/dsdt.asl52
-rw-r--r--src/mainboard/adi/rcc-dff/fadt.c38
-rw-r--r--src/mainboard/adi/rcc-dff/gpio.h174
-rw-r--r--src/mainboard/adi/rcc-dff/irq_tables.c63
-rw-r--r--src/mainboard/adi/rcc-dff/irqroute.c19
-rw-r--r--src/mainboard/adi/rcc-dff/irqroute.h71
-rw-r--r--src/mainboard/adi/rcc-dff/romstage.c82
-rw-r--r--src/mainboard/adi/rcc-dff/thermal.h29
23 files changed, 996 insertions, 0 deletions
diff --git a/src/mainboard/adi/Kconfig b/src/mainboard/adi/Kconfig
new file mode 100644
index 0000000000..5079d96acd
--- /dev/null
+++ b/src/mainboard/adi/Kconfig
@@ -0,0 +1,16 @@
+if VENDOR_ADI
+
+choice
+ prompt "Mainboard model"
+
+source "src/mainboard/adi/*/Kconfig.name"
+
+endchoice
+
+source "src/mainboard/adi/*/Kconfig"
+
+config MAINBOARD_VENDOR
+ string
+ default "ADI"
+
+endif # VENDOR_ADI
diff --git a/src/mainboard/adi/Kconfig.name b/src/mainboard/adi/Kconfig.name
new file mode 100644
index 0000000000..72689ca225
--- /dev/null
+++ b/src/mainboard/adi/Kconfig.name
@@ -0,0 +1,2 @@
+config VENDOR_ADI
+ bool "ADI"
diff --git a/src/mainboard/adi/rcc-dff/Kconfig b/src/mainboard/adi/rcc-dff/Kconfig
new file mode 100644
index 0000000000..82df6bc74c
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/Kconfig
@@ -0,0 +1,82 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2013-2014 Sage Electronic Engineering, LLC.
+##
+## This program is free software; you can redistribute it and/or modify
+## it under the terms of the GNU General Public License as published by
+## the Free Software Foundation; version 2 of the License.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+
+if BOARD_ADI_RCC_DFF
+
+config BOARD_SPECIFIC_OPTIONS # dummy
+ def_bool y
+ select CPU_INTEL_SOCKET_RPGA989
+ select NORTHBRIDGE_INTEL_FSP_RANGELEY
+ select SOUTHBRIDGE_INTEL_FSP_RANGELEY
+ select BOARD_ROMSIZE_KB_2048 #actual chip is 8MB
+ select HAVE_ACPI_TABLES
+ select HAVE_OPTION_TABLE
+ select MMCONF_SUPPORT
+ select POST_IO
+ select HAVE_FSP_BIN if FSP_PACKAGE_DEFAULT
+
+config MAINBOARD_DIR
+ string
+ default adi/rcc-dff
+
+config MAINBOARD_PART_NUMBER
+ string
+ default "ADI RCC-DFF"
+
+config MAX_CPUS
+ int
+ default 16
+
+config CACHE_ROM_SIZE_OVERRIDE
+ hex
+ default 0x800000
+
+config FSP_FILE
+ string
+ default "../intel/fsp/rangeley/FvFsp.bin"
+
+config CBFS_SIZE
+ hex
+ default 0x00200000
+
+config ENABLE_FSP_FAST_BOOT
+ bool
+ depends on HAVE_FSP_BIN
+ default y
+
+config VIRTUAL_ROM_SIZE
+ hex
+ depends on ENABLE_FSP_FAST_BOOT
+ default 0x400000
+
+config FSP_PACKAGE_DEFAULT
+ bool "Configure defaults for the Intel FSP package"
+ default n
+
+config UART_FOR_CONSOLE
+ int
+ default 1
+ help
+ The Mohon Peak board uses COM2 (2f8) for the serial console.
+
+config PAYLOAD_CONFIGFILE
+ string
+ default "$(top)/src/mainboard/$(MAINBOARDDIR)/config_seabios"
+ help
+ The Avoton/Rangeley chip does not allow devices to write into the 0xe000
+ segment. This means that USB/SATA devices will not work in SeaBIOS unless
+ we put the SeaBIOS buffer area down in the 0x9000 segment.
+
+endif # BOARD_ADI_RCC_DFF
diff --git a/src/mainboard/adi/rcc-dff/Kconfig.name b/src/mainboard/adi/rcc-dff/Kconfig.name
new file mode 100644
index 0000000000..13d3eb79d3
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/Kconfig.name
@@ -0,0 +1,2 @@
+config BOARD_ADI_RCC_DFF
+ bool "ADI RCC-DFF"
diff --git a/src/mainboard/adi/rcc-dff/Makefile.inc b/src/mainboard/adi/rcc-dff/Makefile.inc
new file mode 100644
index 0000000000..c34ef4b006
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/Makefile.inc
@@ -0,0 +1,16 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2014 Sage Electronics Engineering, LLC.
+##
+## This program is free software; you can redistribute it and/or modify
+## it under the terms of the GNU General Public License as published by
+## the Free Software Foundation; version 2 of the License.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+
+ramstage-y += irqroute.c
diff --git a/src/mainboard/adi/rcc-dff/acpi/ec.asl b/src/mainboard/adi/rcc-dff/acpi/ec.asl
new file mode 100644
index 0000000000..e69de29bb2
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/acpi/ec.asl
diff --git a/src/mainboard/adi/rcc-dff/acpi/mainboard.asl b/src/mainboard/adi/rcc-dff/acpi/mainboard.asl
new file mode 100644
index 0000000000..aecc2b6905
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/acpi/mainboard.asl
@@ -0,0 +1,26 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2011 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; version 2 of
+ * the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+// #define ACPI_INCLUDE_PMIO 1 /* uncomment to enable PMIO block in soc.asl */
+// #define ACPI_INCLUDE_GPIO 1 /* uncomment to enable GPIO block in soc.asl */
+
+Device (PWRB)
+{
+ Name(_HID, EisaId("PNP0C0C"))
+
+ // Wake
+ Name(_PRW, Package(){0x1d, 0x05})
+}
diff --git a/src/mainboard/adi/rcc-dff/acpi/platform.asl b/src/mainboard/adi/rcc-dff/acpi/platform.asl
new file mode 100644
index 0000000000..6ba95ce465
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/acpi/platform.asl
@@ -0,0 +1,60 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2007-2009 coresystems GmbH
+ * Copyright (C) 2012 The Chromium OS Authors. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+/* The APM port can be used for generating software SMIs */
+
+OperationRegion (APMP, SystemIO, 0xb2, 2)
+Field (APMP, ByteAcc, NoLock, Preserve)
+{
+ APMC, 8, // APM command
+ APMS, 8 // APM status
+}
+
+/* Port 80 POST */
+
+OperationRegion (POST, SystemIO, 0x80, 1)
+Field (POST, ByteAcc, Lock, Preserve)
+{
+ DBG0, 8
+}
+
+/* SMI I/O Trap */
+Method(TRAP, 1, Serialized)
+{
+ Store (Arg0, SMIF) // SMI Function
+ Store (0, TRP0) // Generate trap
+ Return (SMIF) // Return value of SMI handler
+}
+
+/* The _PIC method is called by the OS to choose between interrupt
+ * routing via the i8259 interrupt controller or the APIC.
+ *
+ * _PIC is called with a parameter of 0 for i8259 configuration and
+ * with a parameter of 1 for Local Apic/IOAPIC configuration.
+ */
+
+Method(_PIC, 1)
+{
+ // Remember the OS' IRQ routing choice.
+ Store(Arg0, PICM)
+}
+
+/* The _WAK method is called on system wakeup */
+
+Method(_WAK,1)
+{
+ Return(Package(){0,0})
+}
diff --git a/src/mainboard/adi/rcc-dff/acpi/superio.asl b/src/mainboard/adi/rcc-dff/acpi/superio.asl
new file mode 100644
index 0000000000..e69de29bb2
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/acpi/superio.asl
diff --git a/src/mainboard/adi/rcc-dff/acpi/thermal.asl b/src/mainboard/adi/rcc-dff/acpi/thermal.asl
new file mode 100644
index 0000000000..e69de29bb2
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/acpi/thermal.asl
diff --git a/src/mainboard/adi/rcc-dff/acpi_tables.c b/src/mainboard/adi/rcc-dff/acpi_tables.c
new file mode 100644
index 0000000000..ce62bff7c1
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/acpi_tables.c
@@ -0,0 +1,79 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2012 The Chromium OS Authors. All rights reserved.
+ * Copyright (C) 2013 Sage Electronic Engineering, LLC.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <types.h>
+#include <string.h>
+#include <cbmem.h>
+#include <console/console.h>
+#include <arch/acpi.h>
+#include <arch/ioapic.h>
+#include <arch/acpigen.h>
+#include <arch/smp/mpspec.h>
+#include <device/device.h>
+#include <device/pci.h>
+#include <device/pci_ids.h>
+#include <cpu/x86/msr.h>
+#include <southbridge/intel/fsp_rangeley/nvs.h>
+#include <northbridge/intel/fsp_rangeley/northbridge.h>
+
+static global_nvs_t *gnvs_;
+
+void acpi_create_gnvs(global_nvs_t *gnvs)
+{
+ gnvs_ = gnvs;
+ memset((void *)gnvs, 0, sizeof(*gnvs));
+ gnvs->apic = 1;
+ gnvs->mpen = 1; /* Enable Multi Processing */
+ gnvs->pcnt = dev_count_cpu();
+
+ /* Enable USB ports in S3 */
+ gnvs->s3u0 = 1;
+ gnvs->s3u1 = 1;
+
+ /*
+ * Enable Front USB ports in S5 by default
+ * to be consistent with back port behavior
+ */
+ gnvs->s5u0 = 1;
+ gnvs->s5u1 = 1;
+
+ /* IGD Displays */
+ gnvs->ndid = 3;
+ gnvs->did[0] = 0x80000100;
+ gnvs->did[1] = 0x80000240;
+ gnvs->did[2] = 0x80000410;
+ gnvs->did[3] = 0x80000410;
+ gnvs->did[4] = 0x00000005;
+
+}
+
+unsigned long acpi_fill_madt(unsigned long current)
+{
+ /* Local APICs */
+ current = acpi_create_madt_lapics(current);
+
+ /* IOAPIC */
+ current += acpi_create_madt_ioapic((acpi_madt_ioapic_t *) current,
+ 2, IO_APIC_ADDR, 0);
+
+ /* INT_SRC_OVR */
+ current += acpi_create_madt_irqoverride((acpi_madt_irqoverride_t *)
+ current, 0, 0, 2, 0);
+ current += acpi_create_madt_irqoverride((acpi_madt_irqoverride_t *)
+ current, 0, 9, 9, MP_IRQ_TRIGGER_LEVEL | MP_IRQ_POLARITY_HIGH);
+
+ return current;
+}
diff --git a/src/mainboard/adi/rcc-dff/board_info.txt b/src/mainboard/adi/rcc-dff/board_info.txt
new file mode 100644
index 0000000000..f49af8aac5
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/board_info.txt
@@ -0,0 +1,4 @@
+Category: eval
+ROM protocol: SPI
+Flashrom support: y
+Release year: 2014
diff --git a/src/mainboard/adi/rcc-dff/cmos.layout b/src/mainboard/adi/rcc-dff/cmos.layout
new file mode 100644
index 0000000000..28976c1212
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/cmos.layout
@@ -0,0 +1,112 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2007-2008 coresystems GmbH
+##
+## This program is free software; you can redistribute it and/or modify
+## it under the terms of the GNU General Public License as published by
+## the Free Software Foundation; version 2 of the License.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+
+# -----------------------------------------------------------------
+entries
+
+# -----------------------------------------------------------------
+# Status Register A
+# -----------------------------------------------------------------
+# Status Register B
+# -----------------------------------------------------------------
+# Status Register C
+#96 4 r 0 status_c_rsvd
+#100 1 r 0 uf_flag
+#101 1 r 0 af_flag
+#102 1 r 0 pf_flag
+#103 1 r 0 irqf_flag
+# -----------------------------------------------------------------
+# Status Register D
+#104 7 r 0 status_d_rsvd
+#111 1 r 0 valid_cmos_ram
+# -----------------------------------------------------------------
+# Diagnostic Status Register
+#112 8 r 0 diag_rsvd1
+
+# -----------------------------------------------------------------
+0 120 r 0 reserved_memory
+#120 264 r 0 unused
+
+# -----------------------------------------------------------------
+# RTC_BOOT_BYTE (coreboot hardcoded)
+384 1 e 4 boot_option
+388 4 r 0 reboot_bits
+#390 2 r 0 unused?
+
+# -----------------------------------------------------------------
+# coreboot config options: console
+392 3 e 5 baud_rate
+395 4 e 6 debug_level
+#399 1 r 0 unused
+
+# coreboot config options: cpu
+400 1 e 2 hyper_threading
+#401 7 r 0 unused
+
+# coreboot config options: southbridge
+408 1 e 1 nmi
+409 2 e 7 power_on_after_fail
+#411 5 r 0 unused
+
+# MRC Scrambler Seed values
+896 32 r 0 mrc_scrambler_seed
+928 32 r 0 mrc_scrambler_seed_s3
+
+# coreboot config options: check sums
+984 16 h 0 check_sum
+#1000 24 r 0 amd_reserved
+
+#save timestamps in pre-ram boot areas
+1719 64 h 0 timestamp_value1
+1783 64 h 0 timestamp_value2
+1847 64 h 0 timestamp_value3
+1911 64 h 0 timestamp_value4
+1975 64 h 0 timestamp_value5
+
+# -----------------------------------------------------------------
+
+enumerations
+
+#ID value text
+1 0 Disable
+1 1 Enable
+2 0 Enable
+2 1 Disable
+4 0 Fallback
+4 1 Normal
+5 0 115200
+5 1 57600
+5 2 38400
+5 3 19200
+5 4 9600
+5 5 4800
+5 6 2400
+5 7 1200
+6 1 Emergency
+6 2 Alert
+6 3 Critical
+6 4 Error
+6 5 Warning
+6 6 Notice
+6 7 Info
+6 8 Debug
+6 9 Spew
+7 0 Disable
+7 1 Enable
+7 2 Keep
+# -----------------------------------------------------------------
+checksums
+
+checksum 392 415 984
diff --git a/src/mainboard/adi/rcc-dff/config_seabios b/src/mainboard/adi/rcc-dff/config_seabios
new file mode 100644
index 0000000000..f688f2b530
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/config_seabios
@@ -0,0 +1,5 @@
+# The Avoton/Rangeley chip does not allow devices to write into the 0xe000
+# segment. This means that USB/SATA devices will not work in SeaBIOS unless
+# we put the SeaBIOS buffer area down in the 0x9000 segment.
+
+# CONFIG_MALLOC_UPPERMEMORY is not set
diff --git a/src/mainboard/adi/rcc-dff/devicetree.cb b/src/mainboard/adi/rcc-dff/devicetree.cb
new file mode 100644
index 0000000000..1df54d395c
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/devicetree.cb
@@ -0,0 +1,64 @@
+#
+# This file is part of the coreboot project.
+#
+# Copyright (C) 2013 Sage Electronic Engineering, LLC.
+#
+# This program is free software; you can redistribute it and/or modify
+# it under the terms of the GNU General Public License as published by
+# the Free Software Foundation; version 2 of the License.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+# GNU General Public License for more details.
+#
+chip northbridge/intel/fsp_rangeley
+
+ device cpu_cluster 0 on
+ chip cpu/intel/socket_rPGA989
+ device lapic 0 on end
+ end
+ chip cpu/intel/fsp_model_406dx
+ # Magic APIC ID to locate this chip
+ device lapic 0xACAC off end
+
+ register "c1_battery" = "3" # ACPI(C1) = MWAIT(C3)
+ register "c2_battery" = "4" # ACPI(C2) = MWAIT(C6)
+ register "c3_battery" = "5" # ACPI(C3) = MWAIT(C7)
+
+ register "c1_acpower" = "3" # ACPI(C1) = MWAIT(C3)
+ register "c2_acpower" = "4" # ACPI(C2) = MWAIT(C6)
+ register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)
+ end
+ end
+
+ device domain 0 on
+ device pci 00.0 on end # host bridge
+ device pci 1.0 on end # PCIe Port #1
+ device pci 2.0 on end # PCIe Port #2
+ device pci 3.0 on end # PCIe Port #3
+ device pci 4.0 on end # PCIe Port #4
+ chip southbridge/intel/fsp_rangeley # Rangeley SB
+
+ register "ide_legacy_combined" = "0x0"
+ register "sata_ahci" = "0x1"
+ register "sata_port_map" = "0x0f"
+
+ register "fadt_pm_profile" = "PM_DESKTOP"
+ register "fadt_boot_arch" = "ACPI_FADT_LEGACY_FREE"
+
+ device pci 0b.0 on end # IQIA
+ device pci 0e.0 on end # RAS
+ device pci 13.0 on end # SMBus 1
+ device pci 14.0 on end # GbE 0
+ device pci 14.1 on end # GbE 1
+ device pci 14.2 on end # GbE 2
+ device pci 14.3 on end # GbE 3
+ device pci 16.0 on end # USB EHCI
+ device pci 17.0 on end # SATA 2.0
+ device pci 18.0 on end # SATA 3.0
+ device pci 1f.0 on end # LPC bridge
+ device pci 1f.3 on end # SMBus 0
+ end
+ end
+end
diff --git a/src/mainboard/adi/rcc-dff/dsdt.asl b/src/mainboard/adi/rcc-dff/dsdt.asl
new file mode 100644
index 0000000000..ec56e2665a
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/dsdt.asl
@@ -0,0 +1,52 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2007-2009 coresystems GmbH
+ * Copyright (C) 2011 The ChromiumOS Authors. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+DefinitionBlock(
+ "dsdt.aml",
+ "DSDT",
+ 0x02, // DSDT revision: ACPI v2.0
+ "COREv4", // OEM id
+ "COREBOOT", // OEM table id
+ 0x20110725 // OEM revision
+)
+{
+ // Include mainboard configuration
+ #include <acpi/mainboard.asl>
+
+ // Include debug methods
+ #include <arch/x86/acpi/debug.asl>
+
+ // Some generic macros
+ #include "acpi/platform.asl"
+
+ // global NVS and variables
+ #include <southbridge/intel/fsp_rangeley/acpi/globalnvs.asl>
+
+ #include "acpi/thermal.asl"
+
+ #include <cpu/intel/fsp_model_406dx/acpi/cpu.asl>
+
+ Scope (\_SB) {
+ Device (PCI0)
+ {
+ #include <northbridge/intel/fsp_rangeley/acpi/rangeley.asl>
+ #include <southbridge/intel/fsp_rangeley/acpi/soc.asl>
+ }
+ }
+
+ /* Chipset specific sleep states */
+ #include <southbridge/intel/fsp_rangeley/acpi/sleepstates.asl>
+}
diff --git a/src/mainboard/adi/rcc-dff/fadt.c b/src/mainboard/adi/rcc-dff/fadt.c
new file mode 100644
index 0000000000..83adf8524d
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/fadt.c
@@ -0,0 +1,38 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2014 Sage Electronic Engineering, LLC.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <device/device.h>
+#include <southbridge/intel/fsp_rangeley/soc.h>
+
+void acpi_create_fadt(acpi_fadt_t * fadt, acpi_facs_t * facs, void *dsdt)
+{
+ acpi_fill_in_fadt(fadt,facs,dsdt);
+
+#define PLATFORM_HAS_FADT_CUSTOMIZATIONS 0
+
+
+ /*
+ * Platform specific customizations go here.
+ * Update the #define above if customizations are added.
+ */
+
+
+#if PLATFORM_HAS_FADT_CUSTOMIZATIONS
+ header->checksum = 0;
+ header->checksum =
+ acpi_checksum((void *) fadt, sizeof(acpi_fadt_t));
+#endif
+
+}
diff --git a/src/mainboard/adi/rcc-dff/gpio.h b/src/mainboard/adi/rcc-dff/gpio.h
new file mode 100644
index 0000000000..852734fce6
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/gpio.h
@@ -0,0 +1,174 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2011 The Chromium OS Authors. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#ifndef ADI_RCC_DFF_GPIO_H
+#define ADI_RCC_DFF_GPIO_H
+
+#include <southbridge/intel/fsp_rangeley/gpio.h>
+
+/* Core GPIO */
+const struct soc_gpio soc_gpio_mode = {
+ .gpio15 = GPIO_MODE_GPIO, /* Board ID GPIO */
+ .gpio17 = GPIO_MODE_GPIO, /* Board ID GPIO */
+};
+
+const struct soc_gpio soc_gpio_direction = {
+ .gpio15 = GPIO_DIR_INPUT, /* Board ID GPIO */
+ .gpio17 = GPIO_DIR_INPUT, /* Board ID GPIO */
+};
+
+const struct soc_gpio soc_gpio_level = {
+};
+
+const struct soc_gpio soc_gpio_tpe = {
+};
+
+const struct soc_gpio soc_gpio_tne = {
+};
+
+const struct soc_gpio soc_gpio_ts = {
+};
+
+/* Keep the CFIO struct in register order, not gpio order. */
+const struct soc_cfio soc_cfio_core[] = {
+ { 0x8000, 0x0000, 0x0004, 0x040c }, /* CFIO gpios_28 */
+ { 0x8000, 0x0000, 0x0002, 0x040c }, /* CFIO gpios_27 */
+ { 0x8500, 0x0000, 0x0002, 0x040c }, /* CFIO gpios_26 */
+ { 0x8480, 0x0000, 0x0002, 0x040c }, /* CFIO gpios_21 */
+ { 0x8480, 0x0000, 0x0002, 0x040c }, /* CFIO gpios_22 */
+ { 0x8480, 0x0000, 0x0002, 0x040c }, /* CFIO gpios_23 */
+ { 0x8000, 0x0000, 0x0004, 0x040c }, /* CFIO gpios_25 */
+ { 0x8480, 0x0000, 0x0002, 0x040c }, /* CFIO gpios_24 */
+ { 0x80c028, 0x30003, 0x0004, 0x040c }, /* CFIO gpios_19 */
+ { 0x80c028, 0x30003, 0x0004, 0x040c }, /* CFIO gpios_20 */
+ { 0xc028, 0x30003, 0x0004, 0x040c }, /* CFIO gpios_18 */
+ { 0x04a9, 0x30003, 0x0002, 0x040c }, /* CFIO gpios_17 */
+ { 0x80c028, 0x30003, 0x0004, 0x040c }, /* CFIO gpios_7 */
+ { 0xc028, 0x30003, 0x0004, 0x040c }, /* CFIO gpios_4 */
+ { 0xc028, 0x30003, 0x0004, 0x040c }, /* CFIO gpios_5 */
+ { 0xc528, 0x30003, 0x0002, 0x040c }, /* CFIO gpios_6 */
+ { 0xc028, 0x30003, 0x0004, 0x040c }, /* CFIO gpios_1 */
+ { 0xc028, 0x20002, 0x0004, 0x040c }, /* CFIO gpios_2 */
+ { 0xc028, 0x20002, 0x0004, 0x040c }, /* CFIO gpios_3 */
+ { 0xc528, 0x30003, 0x0002, 0x040c }, /* CFIO gpios_0 */
+ { 0x0000, 0x0000, 0x0000, 0x0000 }, /* CFIO Reserved */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO gpios_10 */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO gpios_13 */
+ { 0xc4a8, 0x30003, 0x0000, 0x040c }, /* CFIO gpios_14 */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO gpios_11 */
+ { 0xc4a8, 0x30003, 0x0000, 0x040c }, /* CFIO gpios_8 */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO gpios_9 */
+ { 0xc4a8, 0x30003, 0x0000, 0x040c }, /* CFIO gpios_12 */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO gpios_29 */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO gpios_30 */
+ { 0x04a9, 0x30003, 0x0002, 0x040c }, /* CFIO gpios_15 */
+ { 0xc028, 0x30003, 0x0004, 0x040c }, /* CFIO gpios_16 */
+};
+
+/* SUS GPIO */
+const struct soc_gpio soc_gpio_sus_mode = {
+ .gpio2 = GPIO_MODE_GPIO,
+};
+
+const struct soc_gpio soc_gpio_sus_direction = {
+ .gpio2 = GPIO_DIR_INPUT,
+};
+
+const struct soc_gpio soc_gpio_sus_level = {
+};
+
+const struct soc_gpio soc_gpio_sus_tpe = {
+};
+
+const struct soc_gpio soc_gpio_sus_tne = {
+};
+
+const struct soc_gpio soc_gpio_sus_ts = {
+};
+
+const struct soc_gpio soc_gpio_sus_we = {
+};
+
+
+/* Keep the CFIO struct in register order, not gpio order. */
+const struct soc_cfio soc_cfio_sus[] = {
+ { 0xc028, 0x30003, 0x0004, 0x040c }, /* CFIO SUS gpios_21 */
+ { 0xc028, 0x30003, 0x0004, 0x040c }, /* CFIO SUS gpios_20 */
+ { 0xc028, 0x30003, 0x0004, 0x040c }, /* CFIO SUS gpios_19 */
+ { 0xc028, 0x30003, 0x0004, 0x040c }, /* CFIO SUS gpios_22 */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO SUS gpios_17 */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO SUS gpios_18 */
+ { 0x0000, 0x0000, 0x0000, 0x0000 }, /* CFIO Reserved */
+ { 0x0000, 0x0000, 0x0000, 0x0000 }, /* CFIO Reserved */
+ { 0x0000, 0x0000, 0x0000, 0x0000 }, /* CFIO Reserved */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO SUS gpios_14 */
+ { 0xc028, 0x30003, 0x0004, 0x040c }, /* CFIO SUS gpios_13 */
+ { 0xc028, 0x30003, 0x0004, 0x040c }, /* CFIO SUS gpios_15 */
+ { 0xc028, 0x30003, 0x0004, 0x040c }, /* CFIO SUS gpios_16 */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO SUS gpios_25 */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO SUS gpios_24 */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO SUS gpios_26 */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO SUS gpios_27 */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO SUS gpios_23 */
+ { 0xc4a8, 0x30003, 0x0003, 0x040c }, /* CFIO SUS gpios_2 */
+ { 0xc4a8, 0x30003, 0x0003, 0x040c }, /* CFIO SUS gpios_1 */
+ { 0x8050, 0x0000, 0x0004, 0x040c }, /* CFIO SUS gpios_7 */
+ { 0x0000, 0x0000, 0x0000, 0x0000 }, /* CFIO Reserved */
+ { 0x0000, 0x0000, 0x0000, 0x0000 }, /* CFIO Reserved */
+ { 0xc028, 0x30003, 0x0004, 0x040c }, /* CFIO SUS gpios_3 */
+ { 0xc4a8, 0x30003, 0x0003, 0x040c }, /* CFIO SUS gpios_0 */
+ { 0x0000, 0x0000, 0x0000, 0x0000 }, /* CFIO Reserved */
+ { 0x0000, 0x0000, 0x0000, 0x0000 }, /* CFIO Reserved */
+ { 0x8000, 0x0000, 0x0004, 0x040c }, /* CFIO SUS gpios_12 */
+ { 0x8050, 0x0000, 0x0004, 0x040c }, /* CFIO SUS gpios_6 */
+ { 0xc028, 0x30003, 0x0004, 0x040c }, /* CFIO SUS gpios_10 */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO SUS gpios_9 */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO SUS gpios_8 */
+ { 0x0000, 0x0000, 0x0000, 0x0000 }, /* CFIO Reserved */
+ { 0x0000, 0x0000, 0x0000, 0x0000 }, /* CFIO Reserved */
+ { 0x8050, 0x0000, 0x0004, 0x040c }, /* CFIO SUS gpios_4 */
+ { 0xc4a8, 0x30003, 0x0002, 0x040c }, /* CFIO SUS gpios_11 */
+ { 0x0000, 0x0000, 0x0000, 0x0000 }, /* CFIO Reserved */
+ { 0x0000, 0x0000, 0x0000, 0x0000 }, /* CFIO Reserved */
+ { 0x0000, 0x0000, 0x0000, 0x0000 }, /* CFIO Reserved */
+ { 0x0000, 0x0000, 0x0000, 0x0000 }, /* CFIO Reserved */
+ { 0xc028, 0x30003, 0x0004, 0x040c }, /* CFIO SUS gpios_5 */
+};
+
+const struct soc_gpio_map gpio_map = {
+ .core = {
+ .mode = &soc_gpio_mode,
+ .direction = &soc_gpio_direction,
+ .level = &soc_gpio_level,
+ .tpe = &soc_gpio_tpe,
+ .tne = &soc_gpio_tne,
+ .ts = &soc_gpio_ts,
+ .cfio_init = &soc_cfio_core[0],
+ .cfio_entrynum = sizeof(soc_cfio_core) / sizeof(struct soc_cfio),
+ },
+ .sus = {
+ .mode = &soc_gpio_sus_mode,
+ .direction = &soc_gpio_sus_direction,
+ .level = &soc_gpio_sus_level,
+ .tpe = &soc_gpio_sus_tpe,
+ .tne = &soc_gpio_sus_tne,
+ .ts = &soc_gpio_sus_ts,
+ .we = &soc_gpio_sus_we,
+ .cfio_init = &soc_cfio_sus[0],
+ .cfio_entrynum = sizeof(soc_cfio_sus) / sizeof(struct soc_cfio),
+ },
+};
+
+#endif /* ADI_RCC_DFF_GPIO_H */
diff --git a/src/mainboard/adi/rcc-dff/irq_tables.c b/src/mainboard/adi/rcc-dff/irq_tables.c
new file mode 100644
index 0000000000..538478d56f
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/irq_tables.c
@@ -0,0 +1,63 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2007-2009 coresystems GmbH
+ * Copyright (C) 2011 The ChromiumOS Authors. All rights reserved.
+ * Copyright (C) 2013, Intel Corporation.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <arch/pirq_routing.h>
+
+#define PIRQA 0x08
+#define PIRQB 0x09
+#define PIRQC 0x0a
+#define PIRQD 0x0b
+#define PIRQE 0x0c
+#define PIRQF 0x0d
+#define PIRQG 0x0e
+#define PIRQH 0x0f
+
+#define PCI_IRQS 0xDCF0
+
+const struct irq_routing_table intel_irq_routing_table = {
+ PIRQ_SIGNATURE, /* u32 signature */
+ PIRQ_VERSION, /* u16 version */
+ 32+16*CONFIG_IRQ_SLOT_COUNT, /* There can be total 18 devices on the bus */
+ 0x00, /* Where the interrupt router lies (bus) */
+ (0x1f<<3)|0x0, /* Where the interrupt router lies (dev) */
+ 0, /* IRQs devoted exclusively to PCI usage */
+ 0x8086, /* Vendor */
+ 0x0F1C, /* Device */
+ 0, /* miniport */
+ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }, /* u8 rfu[11] */
+ 0x86, /* u8 checksum. */
+ {
+ /* bus, dev|fn, {link, bitmap}, {link, bitmap}, {link, bitmap}, {link, bitmap}, slot, rfu */
+ {0x00,(0x01<<3)|0x0, {{PIRQA, PCI_IRQS}, {PIRQB, PCI_IRQS}, {PIRQC, PCI_IRQS}, {PIRQD, PCI_IRQS}}, 0x0, 0x0}, // PCIE Port 1: INTA-PIRQA, INTB-PIRQB, INTC-PIRQC, INTD-PIRQD
+ {0x00,(0x02<<3)|0x0, {{PIRQA, PCI_IRQS}, {PIRQB, PCI_IRQS}, {PIRQC, PCI_IRQS}, {PIRQD, PCI_IRQS}}, 0x0, 0x0}, // PCIE Port 2: INTA-PIRQA, INTB-PIRQB, INTC-PIRQC, INTD-PIRQD
+ {0x00,(0x03<<3)|0x0, {{PIRQE, PCI_IRQS}, {PIRQF, PCI_IRQS}, {PIRQG, PCI_IRQS}, {PIRQH, PCI_IRQS}}, 0x0, 0x0}, // PCIE Port 3: INTA-PIRQE, INTB-PIRQF, INTC-PIRQG, INTD-PIRQH
+ {0x00,(0x04<<3)|0x0, {{PIRQE, PCI_IRQS}, {PIRQF, PCI_IRQS}, {PIRQG, PCI_IRQS}, {PIRQH, PCI_IRQS}}, 0x0, 0x0}, // PCIE Port 4: INTA-PIRQE, INTB-PIRQF, INTC-PIRQG, INTD-PIRQH
+ {0x00,(0x0b<<3)|0x0, {{PIRQA, PCI_IRQS}, {0x00, 0x0000}, {0x00, 0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, // IQAT INTA-PIRQA
+ {0x00,(0x0f<<3)|0x0, {{PIRQA, PCI_IRQS}, {0x00, 0x0000}, {0x00, 0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, // RCEC INTA-PIRQA
+ {0x00,(0x13<<3)|0x0, {{PIRQA, PCI_IRQS}, {0x00, 0x0000}, {0x00, 0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, // SMBUS #1 INTA-PIRQA
+ {0x00,(0x14<<3)|0x0, {{PIRQE, PCI_IRQS}, {PIRQF, PCI_IRQS}, {PIRQG, PCI_IRQS}, {PIRQH, PCI_IRQS}}, 0x0, 0x0}, // GbE, INTA-PIRQE, INTB-PIRQF, INTC-PIRQG, INTD-PIRQH
+ {0x00,(0x16<<3)|0x0, {{PIRQH, PCI_IRQS}, {0x00, 0x0000}, {0x00, 0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, // EHCI INTA-PIRQH
+ {0x00,(0x17<<3)|0x0, {{PIRQD, PCI_IRQS}, {0x00, 0x0000}, {0x00, 0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, // SATA2 INTA-PIRQD
+ {0x00,(0x18<<3)|0x0, {{PIRQD, PCI_IRQS}, {0x00, 0x0000}, {0x00, 0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, // SATA3 INTA-PIRQD
+ {0x00,(0x1f<<3)|0x0, {{0x00, 0x0000}, {PIRQC, PCI_IRQS}, {0x00, 0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, // LPC/SMBUS #0 INTB - PIRQC
+ }
+};
+
+unsigned long write_pirq_routing_table(unsigned long addr)
+{
+ return copy_pirq_routing_table(addr, &intel_irq_routing_table);
+}
diff --git a/src/mainboard/adi/rcc-dff/irqroute.c b/src/mainboard/adi/rcc-dff/irqroute.c
new file mode 100644
index 0000000000..2bf03cef68
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/irqroute.c
@@ -0,0 +1,19 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2013 Google Inc.
+ * Copyright (C) 2014 Sage Electronics Engineering, LLC.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include "irqroute.h"
+
+DEFINE_IRQ_ROUTES;
diff --git a/src/mainboard/adi/rcc-dff/irqroute.h b/src/mainboard/adi/rcc-dff/irqroute.h
new file mode 100644
index 0000000000..913ae52f82
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/irqroute.h
@@ -0,0 +1,71 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2013 Google Inc.
+ * Copyright (C) 2014 Sage Electronics Engineering, LLC.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#ifndef IRQROUTE_H
+#define IRQROUTE_H
+
+#include <southbridge/intel/fsp_rangeley/irq.h>
+#include <southbridge/intel/fsp_rangeley/pci_devs.h>
+
+/*
+ * IR01h PCIe INT(ABCD) - PIRQ ABCD
+ * IR02h PCIe INT(ABCD) - PIRQ ABCD
+ * IR03h PCIe INT(ABCD) - PIRQ ABCD
+ * IR04h PCIe INT(ABCD) - PIRQ ABCD
+ * IR0Bh IQIA INT(ABCD) - PIRQ EFGH
+ * IR0Eh RAS INT(A) - PIRQ A
+ * IR13h SMBUS1 INT(A) - PIRQ B
+ * IR15h GBE INT(A) - PIRQ CDEF
+ * IR1Dh EHCI INT(A) - PIRQ G
+ * IR13h SATA2.0 INT(A) - PIRQ H
+ * IR13h SATA3.0 INT(A) - PIRQ A
+ * IR1Fh LPC INT(ABCD) - PIRQ HGBC
+ */
+
+ /* Devices set as A, A, A, A evaluate as 0, and don't get set */
+#define PCI_DEV_PIRQ_ROUTES \
+ PCI_DEV_PIRQ_ROUTE(PCIE_PORT1_DEV, A, B, C, D), \
+ PCI_DEV_PIRQ_ROUTE(PCIE_PORT2_DEV, D, C, B, A), \
+ PCI_DEV_PIRQ_ROUTE(PCIE_PORT3_DEV, E, F, G, H), \
+ PCI_DEV_PIRQ_ROUTE(PCIE_PORT4_DEV, H, G, F, E), \
+ PCI_DEV_PIRQ_ROUTE(IQAT_DEV, E, F, G, H), \
+ PCI_DEV_PIRQ_ROUTE(HOST_BRIDGE_DEV, H, A, A, A), \
+ PCI_DEV_PIRQ_ROUTE(RCEC_DEV, A, A, A, B), \
+ PCI_DEV_PIRQ_ROUTE(SMBUS1_DEV, B, A, A, A), \
+ PCI_DEV_PIRQ_ROUTE(GBE_DEV, C, D, E, F), \
+ PCI_DEV_PIRQ_ROUTE(USB2_DEV, G, A, A, A), \
+ PCI_DEV_PIRQ_ROUTE(SATA2_DEV, H, A, A, A), \
+ PCI_DEV_PIRQ_ROUTE(SATA3_DEV, A, A, A, B), \
+ PCI_DEV_PIRQ_ROUTE(PCU_DEV, H, G, B, C)
+
+/*
+ * Route each PIRQ[A-H] to a PIC IRQ[0-15]
+ * Reserved: 0, 1, 2, 8, 13
+ * PS2 keyboard: 12
+ * ACPI/SCI: 9
+ * Floppy: 6
+ */
+#define PIRQ_PIC_ROUTES \
+ PIRQ_PIC(A, 10), \
+ PIRQ_PIC(B, 11), \
+ PIRQ_PIC(C, 10), \
+ PIRQ_PIC(D, 11), \
+ PIRQ_PIC(E, 14), \
+ PIRQ_PIC(F, 15), \
+ PIRQ_PIC(G, 14), \
+ PIRQ_PIC(H, 15)
+
+#endif /* IRQROUTE_H */
diff --git a/src/mainboard/adi/rcc-dff/romstage.c b/src/mainboard/adi/rcc-dff/romstage.c
new file mode 100644
index 0000000000..c7c78e2fad
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/romstage.c
@@ -0,0 +1,82 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2007-2010 coresystems GmbH
+ * Copyright (C) 2011 The ChromiumOS Authors. All rights reserved.
+ * Copyright (C) 2013-2014 Sage Electronic Engineering, LLC.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <arch/io.h>
+#include <device/pci_def.h>
+#include <device/pnp_def.h>
+#include <cpu/x86/lapic.h>
+#include <drivers/intel/fsp1_0/fsp_util.h>
+#include <southbridge/intel/fsp_rangeley/soc.h>
+#include <southbridge/intel/fsp_rangeley/gpio.h>
+#include <southbridge/intel/fsp_rangeley/romstage.h>
+#include <arch/cpu.h>
+#include "gpio.h"
+
+static void interrupt_routing_config(void)
+{
+ u8 *ilb_base = (u8 *)(pci_read_config32(SOC_LPC_DEV, IBASE) & ~0xf);
+
+ /*
+ * Initialize Interrupt Routings for each device in ilb_base_address.
+ * IR01 map to PCIe device 0x01 ... IR31 to device 0x1F.
+ * PIRQ_A maps to IRQ 16 ... PIRQ_H maps tp IRQ 23.
+ * This should match devicetree and the ACPI IRQ routing/
+ */
+ write32(ilb_base + ILB_ACTL, 0x0000); /* ACTL bit 2:0 SCIS IRQ9 */
+ write16(ilb_base + ILB_IR01, 0x3210); /* IR01h IR(ABCD) - PIRQ(ABCD) */
+ write16(ilb_base + ILB_IR02, 0x3210); /* IR02h IR(ABCD) - PIRQ(ABCD) */
+ write16(ilb_base + ILB_IR03, 0x7654); /* IR03h IR(ABCD) - PIRQ(EFGH) */
+ write16(ilb_base + ILB_IR04, 0x7654); /* IR04h IR(ABCD) - PIRQ(EFGH) */
+ write16(ilb_base + ILB_IR20, 0x7654); /* IR14h IR(ABCD) - PIRQ(EFGH) */
+ write16(ilb_base + ILB_IR22, 0x0007); /* IR16h IR(A) - PIRQ(H) */
+ write16(ilb_base + ILB_IR23, 0x0003); /* IR17h IR(A) - PIRQ(D) */
+ write16(ilb_base + ILB_IR24, 0x0003); /* IR18h IR(A) - PIRQ(D) */
+ write16(ilb_base + ILB_IR31, 0x0020); /* IR1Fh IR(B) - PIRQ(C) */
+}
+
+/**
+ * /brief mainboard call for setup that needs to be done before fsp init
+ *
+ */
+void early_mainboard_romstage_entry(void)
+{
+ setup_soc_gpios(&gpio_map);
+}
+
+/**
+ * /brief mainboard call for setup that needs to be done after fsp init
+ *
+ */
+void late_mainboard_romstage_entry(void)
+{
+ interrupt_routing_config();
+}
+
+/**
+ * Get function disables - most of these will be done automatically
+ * @param mask pointer to the function-disable bitfield
+ */
+void get_func_disables(uint32_t *mask)
+{
+
+}
+
+void romstage_fsp_rt_buffer_callback(FSP_INIT_RT_BUFFER *FspRtBuffer)
+{
+ /* No overrides needed */
+ return;
+}
diff --git a/src/mainboard/adi/rcc-dff/thermal.h b/src/mainboard/adi/rcc-dff/thermal.h
new file mode 100644
index 0000000000..186a29207f
--- /dev/null
+++ b/src/mainboard/adi/rcc-dff/thermal.h
@@ -0,0 +1,29 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2011 The Chromium OS Authors. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#ifndef ADI_RCC_DFF_THERMAL_H
+#define ADI_RCC_DFF_THERMAL_H
+
+
+/* Temperature which OS will shutdown at */
+#define CRITICAL_TEMPERATURE 100
+
+/* Temperature which OS will throttle CPU */
+#define PASSIVE_TEMPERATURE 90
+
+/* Tj_max value for calculating PECI CPU temperature */
+#define MAX_TEMPERATURE 100
+
+#endif