summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorNico Huber <nico.huber@secunet.com>2017-04-24 15:06:09 +0200
committerMartin Roth <martinroth@google.com>2017-06-09 16:25:20 +0200
commit21e7424fc985f2f92ee7e9f505acd72c53035531 (patch)
tree78e0243fad7804e502b412425e67d7417830ef29
parent5e10422df2bf8f522b971e598857b390ffc7061a (diff)
downloadcoreboot-21e7424fc985f2f92ee7e9f505acd72c53035531.tar.xz
inteltool: Add Skylake PCI id in memory.c
Change-Id: I751e887bd90a258a69d13ea4ee9a409c8c86a3c3 Signed-off-by: Nico Huber <nico.huber@secunet.com> Reviewed-on: https://review.coreboot.org/19591 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Philippe Mathieu-Daudé <philippe.mathieu.daude@gmail.com> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
-rw-r--r--util/inteltool/memory.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/util/inteltool/memory.c b/util/inteltool/memory.c
index 686c1e7ae1..59329c8b22 100644
--- a/util/inteltool/memory.c
+++ b/util/inteltool/memory.c
@@ -218,6 +218,7 @@ int print_mchbar(struct pci_dev *nb, struct pci_access *pacc, const char *dump_s
case PCI_DEVICE_ID_INTEL_CORE_4TH_GEN_E3:
case PCI_DEVICE_ID_INTEL_CORE_4TH_GEN_U:
case PCI_DEVICE_ID_INTEL_CORE_5TH_GEN_U:
+ case PCI_DEVICE_ID_INTEL_CORE_6TH_GEN_WST:
mchbar_phys = pci_read_long(nb, 0x48);
mchbar_phys |= ((uint64_t)pci_read_long(nb, 0x4c)) << 32;
mchbar_phys &= 0x0000007fffff8000UL; /* 38:15 */