summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorFrans Hendriks <fhendriks@eltan.com>2018-12-03 10:40:06 +0100
committerPatrick Georgi <pgeorgi@google.com>2018-12-04 10:14:33 +0000
commit44d2c8541ad13a715249ba976646d4fa1416f4cb (patch)
tree5265c61dd66d8b7b4936a7535cc446e54b2af328
parentfb444b0d201e39a91c28531892fd50571ada2ad4 (diff)
downloadcoreboot-44d2c8541ad13a715249ba976646d4fa1416f4cb.tar.xz
drivers/intel/fsp1_1/romstage.c: Fix typo
Correct typo of 'Initialize' BUG=N/A TEST=N/A Change-Id: I94cfd9c41bb5f9751ef4a18beaeba05108220bc8 Signed-off-by: Frans Hendriks <fhendriks@eltan.com> Reviewed-on: https://review.coreboot.org/c/30016 Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
-rw-r--r--src/drivers/intel/fsp1_1/romstage.c3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/drivers/intel/fsp1_1/romstage.c b/src/drivers/intel/fsp1_1/romstage.c
index e1910e6ad5..c1bcd84545 100644
--- a/src/drivers/intel/fsp1_1/romstage.c
+++ b/src/drivers/intel/fsp1_1/romstage.c
@@ -3,6 +3,7 @@
*
* Copyright (C) 2014 Google Inc.
* Copyright (C) 2015-2016 Intel Corporation.
+ * Copyright (C) 2018 Eltan B.V.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
@@ -188,7 +189,7 @@ __weak void mainboard_romstage_entry(
{
post_code(0x31);
- /* Initliaze memory */
+ /* Initialize memory */
romstage_common(params);
}