summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorEdward Hill <ecgh@chromium.org>2019-02-04 14:42:03 -0700
committerPatrick Georgi <pgeorgi@google.com>2019-02-11 12:23:05 +0000
commitf14445c145776877d140a17548b094467303e77e (patch)
treee52fc707846b841fdd948d42fa7c78f7de03d999
parent5349dd14d6a65bac8c3244f1e0903f3724d7d5ed (diff)
downloadcoreboot-f14445c145776877d140a17548b094467303e77e.tar.xz
mb/google/kahlee: Use GPIO_10 for EC_SYNC_IRQ
Use AGPIO 10 as the EC sync interrupt for MKBP events for sensor data. On this platform, interrupts are routed via the GPIO controller so need to be registered using GpioInt instead of Interrupt. BUG=b:123750725 BRANCH=grunt TEST=MKBP events still received (with matching EC and kernel changes) Change-Id: If499d24511bbaa7054207b7e0b98445723332c4f Signed-off-by: Edward Hill <ecgh@chromium.org> Reviewed-on: https://review.coreboot.org/c/31278 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Enrico Granata <egranata@chromium.org> Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Martin Roth <martinroth@google.com>
-rw-r--r--src/ec/google/chromeec/acpi/cros_ec.asl11
-rw-r--r--src/mainboard/google/kahlee/variants/aleena/include/variant/ec.h6
-rw-r--r--src/mainboard/google/kahlee/variants/aleena/include/variant/gpio.h3
-rw-r--r--src/mainboard/google/kahlee/variants/baseboard/gpio.c4
4 files changed, 22 insertions, 2 deletions
diff --git a/src/ec/google/chromeec/acpi/cros_ec.asl b/src/ec/google/chromeec/acpi/cros_ec.asl
index a5f9202dc8..d41071e731 100644
--- a/src/ec/google/chromeec/acpi/cros_ec.asl
+++ b/src/ec/google/chromeec/acpi/cros_ec.asl
@@ -32,6 +32,17 @@ Device (CREC)
})
#endif
+#ifdef EC_ENABLE_SYNC_IRQ_GPIO
+ Name (_CRS, ResourceTemplate ()
+ {
+ GpioInt (Level, ActiveLow, Exclusive, PullDefault, 0x0000,
+ "\\_SB.GPIO", 0x00, ResourceConsumer, ,)
+ {
+ EC_SYNC_IRQ
+ }
+ })
+#endif
+
#ifdef EC_ENABLE_MKBP_DEVICE
Device (CKSC)
{
diff --git a/src/mainboard/google/kahlee/variants/aleena/include/variant/ec.h b/src/mainboard/google/kahlee/variants/aleena/include/variant/ec.h
index e90724ef52..12c6de6255 100644
--- a/src/mainboard/google/kahlee/variants/aleena/include/variant/ec.h
+++ b/src/mainboard/google/kahlee/variants/aleena/include/variant/ec.h
@@ -15,3 +15,9 @@
/* Enable EC backed Keyboard Backlight in ACPI */
#define EC_ENABLE_KEYBOARD_BACKLIGHT
+
+/*
+ * Enable EC sync interrupt via GPIO controller, EC_SYNC_IRQ is defined in
+ * variant/gpio.h
+ */
+#define EC_ENABLE_SYNC_IRQ_GPIO
diff --git a/src/mainboard/google/kahlee/variants/aleena/include/variant/gpio.h b/src/mainboard/google/kahlee/variants/aleena/include/variant/gpio.h
index 5a6b54044f..3ddabb1f27 100644
--- a/src/mainboard/google/kahlee/variants/aleena/include/variant/gpio.h
+++ b/src/mainboard/google/kahlee/variants/aleena/include/variant/gpio.h
@@ -14,3 +14,6 @@
*/
#include <baseboard/gpio.h>
+
+/* EC sync irq is AGPIO 10 */
+#define EC_SYNC_IRQ 10
diff --git a/src/mainboard/google/kahlee/variants/baseboard/gpio.c b/src/mainboard/google/kahlee/variants/baseboard/gpio.c
index e9ae28c25b..9db26c70d2 100644
--- a/src/mainboard/google/kahlee/variants/baseboard/gpio.c
+++ b/src/mainboard/google/kahlee/variants/baseboard/gpio.c
@@ -117,8 +117,8 @@ static const struct soc_amd_gpio gpio_set_stage_ram[] = {
/* GPIO_8 - DDR_ALERT_3V3_L (currently not used) */
PAD_GPI(GPIO_8, PULL_UP),
- /* GPIO_10 - SLP_S0_L (currently not used) */
- PAD_NF(GPIO_10, S0A3_GPIO, PULL_UP),
+ /* GPIO_10 - SLP_S0_L, EC_SYNC_IRQ */
+ PAD_GPI(GPIO_10, PULL_UP),
/* GPIO_11 - TOUCHSCREEN_INT_3V3_ODL, SCI */
PAD_SCI(GPIO_11, PULL_UP, EDGE_LOW),