diff options
| author | Elyes HAOUAS <ehaouas@noos.fr> | 2019-01-16 13:01:45 +0100 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2019-01-23 14:44:04 +0000 |
| commit | 4865fe97d9afe113efb4f86d305cf404ed26f8b4 (patch) | |
| tree | 0576ccae913b327b1e1939e3156cd99a8a137b78 | |
| parent | 2aa3b16a2b9489e9e98da5554c4babed9b6b224c (diff) | |
| download | coreboot-4865fe97d9afe113efb4f86d305cf404ed26f8b4.tar.xz | |
soc/intel/baytrail/romstage: Remove unneeded white space
Change-Id: I6725d1130a40d3c458a3cd5a116d6e91354ec41b
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/30953
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
| -rw-r--r-- | src/soc/intel/baytrail/romstage/cache_as_ram.inc | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/intel/baytrail/romstage/cache_as_ram.inc b/src/soc/intel/baytrail/romstage/cache_as_ram.inc index 4326636bfd..3dcf0196af 100644 --- a/src/soc/intel/baytrail/romstage/cache_as_ram.inc +++ b/src/soc/intel/baytrail/romstage/cache_as_ram.inc @@ -185,11 +185,11 @@ addrsize_set_high: /* push TSC and BIST to stack */ movd %mm0, %eax - pushl %eax /* BIST */ + pushl %eax /* BIST */ movd %mm2, %eax pushl %eax /* tsc[63:32] */ movd %mm1, %eax - pushl %eax /* tsc[31:0] */ + pushl %eax /* tsc[31:0] */ before_c_entry: post_code(0x2a) |