summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2020-06-28 17:33:10 +0300
committerPatrick Georgi <pgeorgi@google.com>2020-07-01 05:14:09 +0000
commit6bed1c47f614143728cac64e6a7510230a7cfc28 (patch)
treec81b21aed11e6d026cb98c1266b5c93751cf6a2d
parentf4617c0ce8a9b8183f348b0e6bda10a12892c705 (diff)
downloadcoreboot-6bed1c47f614143728cac64e6a7510230a7cfc28.tar.xz
sb/intel/i82801dx: Drop APM_CNT_MBI_UPDATE
No useful implementation existed. Change-Id: I9a6f9876330fe9f0cdb2925e20f3675fda53d32b Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42852 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
-rw-r--r--src/southbridge/intel/i82801dx/smihandler.c15
1 files changed, 0 insertions, 15 deletions
diff --git a/src/southbridge/intel/i82801dx/smihandler.c b/src/southbridge/intel/i82801dx/smihandler.c
index b54d1d39c5..af56941407 100644
--- a/src/southbridge/intel/i82801dx/smihandler.c
+++ b/src/southbridge/intel/i82801dx/smihandler.c
@@ -24,10 +24,6 @@
*/
u16 pmbase = PMBASE_ADDR;
-unsigned char *mbi = NULL;
-u32 mbi_len;
-u8 mbi_initialized = 0;
-
/**
* @brief read and clear PM1_STS
* @return PM1_STS register
@@ -335,17 +331,6 @@ static void southbridge_smi_apmc(void)
outl(pmctrl, pmbase + PM1_CNT);
printk(BIOS_DEBUG, "SMI#: ACPI enabled.\n");
break;
- case APM_CNT_MBI_UPDATE: // FIXME
- if (mbi_initialized) {
- printk(BIOS_DEBUG, "SMI#: mbi already registered!\n");
- return;
- }
- mbi = *(void **)0x500;
- mbi_len = *(u32 *)0x504;
- mbi_initialized = 1;
- printk(BIOS_DEBUG, "SMI#: Registered MBI at %p (%d bytes)\n", mbi, mbi_len);
- break;
-
default:
printk(BIOS_DEBUG, "SMI#: Unknown function APM_CNT=%02x\n", reg8);
}