summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKeith Hui <buurin@gmail.com>2010-03-06 16:19:11 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2010-03-06 16:19:11 +0000
commitf7b3c5e8524ac4629f5711fa9172259699f36799 (patch)
treecdc3b756eef64c828520c634686f4d471c14970d
parent9493bfbda81391fe37c7671d81fb7261e9df0405 (diff)
downloadcoreboot-f7b3c5e8524ac4629f5711fa9172259699f36799.tar.xz
Add support for the 0x06B1 CPU ID for Celeron (Tualatin).
Signed-off-by: Keith Hui <buurin@gmail.com> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5193 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
-rw-r--r--src/cpu/intel/model_6xx/model_6xx_init.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/intel/model_6xx/model_6xx_init.c b/src/cpu/intel/model_6xx/model_6xx_init.c
index 2f50e46695..7b511f7515 100644
--- a/src/cpu/intel/model_6xx/model_6xx_init.c
+++ b/src/cpu/intel/model_6xx/model_6xx_init.c
@@ -58,6 +58,7 @@ static struct cpu_device_id cpu_table[] = {
{ X86_VENDOR_INTEL, 0x06A1 },
{ X86_VENDOR_INTEL, 0x06A4 },
{ X86_VENDOR_INTEL, 0x06B0 }, /* Mobile Celeron FCBGA */
+ { X86_VENDOR_INTEL, 0x06B1 }, /* Celeron (Tualatin) */
{ X86_VENDOR_INTEL, 0x06B4 },
{ 0, 0 },
};