summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorzaolin <zaolin.daisuki@gmail.com>2019-06-17 01:23:15 +0200
committerPhilipp Deppenwiese <zaolin.daisuki@gmail.com>2019-06-18 10:42:17 +0000
commit15110f12cb6d9e2f9e05854b99e8a5f404fa7c59 (patch)
treea3471187d54cca232c2046fd194a2b87e5cebf8d
parentd0bd54486a7ac79f10450f3e026a1142154a2d15 (diff)
downloadcoreboot-15110f12cb6d9e2f9e05854b99e8a5f404fa7c59.tar.xz
Add intel-microcode submodule repository
Change-Id: Icc5ac0a8033e371ecf2b4b28ba45dab961e86b3f Signed-off-by: Philipp Deppenwiese <zaolin.daisuki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/33550 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Lijian Zhao <lijian.zhao@intel.com>
-rw-r--r--.gitmodules5
m---------3rdparty/intel-microcode0
2 files changed, 5 insertions, 0 deletions
diff --git a/.gitmodules b/.gitmodules
index 78e2c880f6..e18f0dc4c1 100644
--- a/.gitmodules
+++ b/.gitmodules
@@ -29,3 +29,8 @@
[submodule "opensbi"]
path = 3rdparty/opensbi
url = ../opensbi.git
+[submodule "intel-microcode"]
+ path = 3rdparty/intel-microcode
+ url = ../intel-microcode.git
+ update = none
+ ignore = dirty
diff --git a/3rdparty/intel-microcode b/3rdparty/intel-microcode
new file mode 160000
+Subproject 1dd14da6d1ea5cfbd95923653f31c04aac3aa65