diff options
| author | Maxim Polyakov <max.senia.poliak@gmail.com> | 2019-10-08 12:29:00 +0300 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2019-10-12 11:42:47 +0000 |
| commit | 3e7ff299954e0429908d52b8a13aec92abb349da (patch) | |
| tree | 7ad13167cd88d0c2b013fd927c9a02a0c6b35beb /Documentation/POSTCODES | |
| parent | 43a98b95893c1dc106e70407286dc1ca2021473a (diff) | |
| download | coreboot-3e7ff299954e0429908d52b8a13aec92abb349da.tar.xz | |
util/inteltool/cpu: fix IA32_PLATFORM_ID MSR addr
According to the documentation [1], IA32_PLATFORM_ID MSR register
address should be 17H.
[1] Table 2-2. Intel (R) 64 and IA-32 Architectures Software Developer’s
Manual. Volume 4: Model-Specific Registers. May 2019.
Order Number: 335592-070US
Change-Id: I9a16b162db51d21c7849b3c08c987ab341845b1e
Signed-off-by: Maxim Polyakov <max.senia.poliak@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/35913
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'Documentation/POSTCODES')
0 files changed, 0 insertions, 0 deletions