summaryrefslogtreecommitdiff
path: root/Documentation/ifdtool
diff options
context:
space:
mode:
authorEvgeny Zinoviev <me@ch1p.com>2020-02-16 20:28:22 +0300
committerPatrick Georgi <pgeorgi@google.com>2020-02-17 20:08:41 +0000
commitc7a3152273ef3179e3ad5f66f53c4a9d2aa39c8e (patch)
treefe9abbb908151fdde6ad83411ab459f68b79df3e /Documentation/ifdtool
parentb39bc2510e2ef21d652f3bc3812669ab47b7a185 (diff)
downloadcoreboot-c7a3152273ef3179e3ad5f66f53c4a9d2aa39c8e.tar.xz
Documentation: ifdtool/layout: use real table for FD regions
Current doc transpiles to something completely unreadable. Change-Id: I197deb52974c88e067bc1615986a42c889214888 Signed-off-by: Evgeny Zinoviev <me@ch1p.io> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38933 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'Documentation/ifdtool')
-rw-r--r--Documentation/ifdtool/layout.md28
1 files changed, 20 insertions, 8 deletions
diff --git a/Documentation/ifdtool/layout.md b/Documentation/ifdtool/layout.md
index 950db6f7ff..2513929db9 100644
--- a/Documentation/ifdtool/layout.md
+++ b/Documentation/ifdtool/layout.md
@@ -14,14 +14,26 @@ The names of the IFD regions in the FMAP should follow the convention of
starting with the prefix `SI_` which stands for `silicon initialization` as a
way to categorize anything required by the SoC but not provided by coreboot.
-|IFD Region index|IFD Region name|FMAP Name|Notes|
-|---|---|---|---|
-|0|Flash Descriptor|SI_DESC|Always the top 4KB of flash|
-|1|BIOS|SI_BIOS|This is the region that contains coreboot|
-|2|Intel ME|SI_ME||
-|3|Gigabit Ethernet|SI_GBE||
-|4|Platform Data|SI_PDR||
-|8|EC Firmware|SI_EC|Most Chrome OS devices do not use this region; EC firmware is stored BIOS region of flash|
+```eval_rst
++------------+------------------+-----------+-------------------------------------------+
+| IFD Region | IFD Region name | FMAP Name | Notes |
+| index | | | |
++============+==================+===========+===========================================+
+| 0 | Flash Descriptor | SI_DESC | Always the top 4KB of flash |
++------------+------------------+-----------+-------------------------------------------+
+| 1 | BIOS | SI_BIOS | This is the region that contains coreboot |
++------------+------------------+-----------+-------------------------------------------+
+| 2 | Intel ME | SI_ME | |
++------------+------------------+-----------+-------------------------------------------+
+| 3 | Gigabit Ethernet | SI_GBE | |
++------------+------------------+-----------+-------------------------------------------+
+| 4 | Platform Data | SI_PDR | |
++------------+------------------+-----------+-------------------------------------------+
+| 8 | EC Firmware | SI_EC | Most Chrome OS devices do not use this |
+| | | | region; EC firmware is stored in BIOS |
+| | | | region of flash |
++------------+------------------+-----------+-------------------------------------------+
+```
## Validation