summaryrefslogtreecommitdiff
path: root/Documentation/mainboard
diff options
context:
space:
mode:
authorMichael Niewöhner <foss@mniewoehner.de>2019-11-18 19:51:57 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-11-19 12:56:10 +0000
commita9112169267b209e72d5cf274fddb53f5febd7d2 (patch)
tree014c8b7c436e7d622cf9d31c47fb0207f3abc95d /Documentation/mainboard
parent6098da9ea81067b91e67793aac05bc534edd5c3b (diff)
downloadcoreboot-a9112169267b209e72d5cf274fddb53f5febd7d2.tar.xz
docs: intel fsp: add memory retraining bug on SPS systems
FSP2.0 forces MRC retraining on cold boot on Intel SPS systems. Change-Id: I3ce812309b46bdb580557916a775043fda63667f Signed-off-by: Michael Niewöhner <foss@mniewoehner.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36935 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'Documentation/mainboard')
-rw-r--r--Documentation/mainboard/supermicro/x11-lga1151-series/x11-lga1151-series.md2
1 files changed, 1 insertions, 1 deletions
diff --git a/Documentation/mainboard/supermicro/x11-lga1151-series/x11-lga1151-series.md b/Documentation/mainboard/supermicro/x11-lga1151-series/x11-lga1151-series.md
index adee88acb2..2cb945ae14 100644
--- a/Documentation/mainboard/supermicro/x11-lga1151-series/x11-lga1151-series.md
+++ b/Documentation/mainboard/supermicro/x11-lga1151-series/x11-lga1151-series.md
@@ -31,7 +31,7 @@ Look at the [flashing tutorial] and the board-specific section.
These issues apply to all boards. Have a look at the board-specific issues, too.
- TianoCore doesn't work with Aspeed NGI, as it's text mode only (Fix is WIP CB:35726)
-- MRC caching does not work with cold boot
+- MRC caching does not work on cold boot with Intel SPS (see [Intel FSP2.0])
## ToDo