summaryrefslogtreecommitdiff
path: root/Documentation/mainboard
diff options
context:
space:
mode:
authorWim Vervoorn <wvervoorn@eltan.com>2019-11-14 12:58:36 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-11-15 10:56:57 +0000
commit700c024057321792991f984d603aaecec2c813b0 (patch)
tree25e6ce5d7619d89561f29dcbad9cfaf8208243dc /Documentation/mainboard
parentfa85ba279fd1eceb5e48a553930a8b5d3d3b0cc0 (diff)
downloadcoreboot-700c024057321792991f984d603aaecec2c813b0.tar.xz
Documentation/mb/portwell/pq7-m107.md: Update microcode blob
The microcode is available in 3rdparty microcode now. This ucode can be used. BUG=N/A TEST=build Change-Id: I1d83a58e9051fa9402666f05e4f2c43e76026dfb Signed-off-by: Wim Vervoorn <wvervoorn@eltan.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36854 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Frans Hendriks <fhendriks@eltan.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'Documentation/mainboard')
-rw-r--r--Documentation/mainboard/portwell/pq7-m107.md3
1 files changed, 1 insertions, 2 deletions
diff --git a/Documentation/mainboard/portwell/pq7-m107.md b/Documentation/mainboard/portwell/pq7-m107.md
index 71bd26a100..f7e5142bb4 100644
--- a/Documentation/mainboard/portwell/pq7-m107.md
+++ b/Documentation/mainboard/portwell/pq7-m107.md
@@ -14,8 +14,7 @@ menu.
This board currently requires:
fsp blob 3rdparty/fsp/BraswellFspBinPkg/FspBin/BSWFSP.fd
-Microcode Intel Braswell cpuid 1046C4 version 410
- (Used pre-built binary retrieved from Intel site)
+Microcode 3rdparty/intel-microcode/intel-ucode/06-4c-04
## Flashing coreboot