summaryrefslogtreecommitdiff
path: root/Documentation/soc/qualcomm/sc7180
diff options
context:
space:
mode:
authorT Michael Turney <mturney@codeaurora.org>2019-10-09 07:04:54 -0700
committerPatrick Georgi <pgeorgi@google.com>2019-10-21 09:06:55 +0000
commit7783c606a4694c39d2da26d10cf6b3ad036dfa81 (patch)
tree0f5469fbccdfdae48721177e9f39d961768df331 /Documentation/soc/qualcomm/sc7180
parent511a8f5538e7e095258f187b7aae9c32eeb4962a (diff)
downloadcoreboot-7783c606a4694c39d2da26d10cf6b3ad036dfa81.tar.xz
sc7180: Provide initial SoC support
Change-Id: Iddcef560c1987486436b73ca1d5fc83cee2f713c Signed-off-by: T Michael Turney <mturney@codeaurora.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35494 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'Documentation/soc/qualcomm/sc7180')
-rw-r--r--Documentation/soc/qualcomm/sc7180/index.md19
1 files changed, 19 insertions, 0 deletions
diff --git a/Documentation/soc/qualcomm/sc7180/index.md b/Documentation/soc/qualcomm/sc7180/index.md
new file mode 100644
index 0000000000..8f5d33d8c4
--- /dev/null
+++ b/Documentation/soc/qualcomm/sc7180/index.md
@@ -0,0 +1,19 @@
+# Qualcomm SC7180 documentation
+
+## SOC code
+
+The SOC folder contains functions for:
+* MMU
+* CLOCK
+* GPIO
+* QUPv3 FW (provides a bridge to serial interfaces)
+* UART
+* SPI-NOR
+* AOP FW
+* USB
+
+## Notes about the hardware
+
+The timer is used from the ARMv8 architecture specific code.
+
+