summaryrefslogtreecommitdiff
path: root/README
diff options
context:
space:
mode:
authorAlexandru Gagniuc <mr.nuke.me@gmail.com>2013-06-08 11:49:10 -0500
committerRonald G. Minnich <rminnich@gmail.com>2013-06-10 22:56:06 +0200
commit7d31e7c13897e4b2548136c7a6f701b9121b7ad3 (patch)
treeb5e398f40fafdc21c4a93b4276676d31691a49a3 /README
parent5239ba2f8fd07806053ff864302ba905fc5f015d (diff)
downloadcoreboot-7d31e7c13897e4b2548136c7a6f701b9121b7ad3.tar.xz
VX900: Add DDR3 initialization
The VX900 can be connected to either DDR2 or DDR3. On my board, it is DDR3, hence why there is no and will be no DDR2 code from my side. This is the raminit for DDR3 dimms for the VX900. I like the term "raminit" better than "memory training". This is a device, not a dog. What works and what doesn't is documented in the code. It does not make sense to hide that information in a commit message. Change-Id: Ib2ebc10e6d4d22d0a937fe9e895c17ce79153c88 Signed-off-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Reviewed-on: http://review.coreboot.org/3417 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'README')
0 files changed, 0 insertions, 0 deletions