summaryrefslogtreecommitdiff
path: root/documentation/AMD-S3.txt
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2013-05-10 00:51:43 -0500
committerAaron Durbin <adurbin@google.com>2013-05-16 01:30:25 +0200
commit5b54d353aa89685c1cde0d6254a9899cf327a712 (patch)
treeaf56367788f69a4ab61040ae16b15806b2b1b0dd /documentation/AMD-S3.txt
parent2ad6bd23a7ebcaf593f717db9c356284237ed639 (diff)
downloadcoreboot-5b54d353aa89685c1cde0d6254a9899cf327a712.tar.xz
haswell: enable cache-as-ram migration
The haswell code allows for vboot ramstage verification. However, that code path relies on accessing global cache-as-ram variables after cache-as-ram is torn down. In order to avoid that situation enable cache-as-ram migration. cbmemc_reinit() no longer needs to be called from romstage because it is invoked automatically by the cache-as-ram migration infrastructure. Change-Id: I08998dca579c167699030e1e24ea0af8802c0758 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/3236 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'documentation/AMD-S3.txt')
0 files changed, 0 insertions, 0 deletions