summaryrefslogtreecommitdiff
path: root/payloads/libpayload/drivers/usb/xhci_private.h
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2017-06-27 21:51:20 +0200
committerStefan Reinauer <stefan.reinauer@coreboot.org>2017-06-28 00:23:18 +0000
commit70083a1de9e12d8dbd3ba70e7a36a7282090f0e0 (patch)
treecbd182331cc2d5f5248669d95d179212ec6796c2 /payloads/libpayload/drivers/usb/xhci_private.h
parent42b37f537ff59eb28b85f99cc592d14724788575 (diff)
downloadcoreboot-70083a1de9e12d8dbd3ba70e7a36a7282090f0e0.tar.xz
payloads: Add whitespace around '<<'
Change-Id: I0659f6ec59fb808b4cedf57d60d737c13c250042 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/20396 Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'payloads/libpayload/drivers/usb/xhci_private.h')
-rw-r--r--payloads/libpayload/drivers/usb/xhci_private.h44
1 files changed, 22 insertions, 22 deletions
diff --git a/payloads/libpayload/drivers/usb/xhci_private.h b/payloads/libpayload/drivers/usb/xhci_private.h
index 3b4e7bb78b..a6dcc847b0 100644
--- a/payloads/libpayload/drivers/usb/xhci_private.h
+++ b/payloads/libpayload/drivers/usb/xhci_private.h
@@ -414,34 +414,34 @@ typedef struct xhci {
u8 res3[0x3ff-0x3c+1];
struct {
u32 portsc;
-#define PORTSC_CCS (1<<0)
-#define PORTSC_PED (1<<1)
+#define PORTSC_CCS (1 << 0)
+#define PORTSC_PED (1 << 1)
// BIT 2 rsvdZ
-#define PORTSC_OCA (1<<3)
-#define PORTSC_PR (1<<4)
-#define PORTSC_PLS (1<<5)
+#define PORTSC_OCA (1 << 3)
+#define PORTSC_PR (1 << 4)
+#define PORTSC_PLS (1 << 5)
#define PORTSC_PLS_MASK MASK(5, 4)
-#define PORTSC_PP (1<<9)
+#define PORTSC_PP (1 << 9)
#define PORTSC_PORT_SPEED_START 10
-#define PORTSC_PORT_SPEED (1<<PORTSC_PORT_SPEED_START)
+#define PORTSC_PORT_SPEED (1 << PORTSC_PORT_SPEED_START)
#define PORTSC_PORT_SPEED_MASK MASK(PORTSC_PORT_SPEED_START, 4)
-#define PORTSC_PIC (1<<14)
+#define PORTSC_PIC (1 << 14)
#define PORTSC_PIC_MASK MASK(14, 2)
-#define PORTSC_LWS (1<<16)
-#define PORTSC_CSC (1<<17)
-#define PORTSC_PEC (1<<18)
-#define PORTSC_WRC (1<<19)
-#define PORTSC_OCC (1<<20)
-#define PORTSC_PRC (1<<21)
-#define PORTSC_PLC (1<<22)
-#define PORTSC_CEC (1<<23)
-#define PORTSC_CAS (1<<24)
-#define PORTSC_WCE (1<<25)
-#define PORTSC_WDE (1<<26)
-#define PORTSC_WOE (1<<27)
+#define PORTSC_LWS (1 << 16)
+#define PORTSC_CSC (1 << 17)
+#define PORTSC_PEC (1 << 18)
+#define PORTSC_WRC (1 << 19)
+#define PORTSC_OCC (1 << 20)
+#define PORTSC_PRC (1 << 21)
+#define PORTSC_PLC (1 << 22)
+#define PORTSC_CEC (1 << 23)
+#define PORTSC_CAS (1 << 24)
+#define PORTSC_WCE (1 << 25)
+#define PORTSC_WDE (1 << 26)
+#define PORTSC_WOE (1 << 27)
// BIT 29:28 rsvdZ
-#define PORTSC_DR (1<<30)
-#define PORTSC_WPR (1<<31)
+#define PORTSC_DR (1 << 30)
+#define PORTSC_WPR (1 << 31)
#define PORTSC_RW_MASK (PORTSC_PR | PORTSC_PLS_MASK | PORTSC_PP | PORTSC_PIC_MASK | PORTSC_LWS | PORTSC_WCE | PORTSC_WDE | PORTSC_WOE)
u32 portpmsc;
u32 portli;