summaryrefslogtreecommitdiff
path: root/payloads/libpayload/libpci
diff options
context:
space:
mode:
authorPatrick Rudolph <siro@das-labor.org>2016-01-26 08:45:21 +0100
committerMartin Roth <martinroth@google.com>2016-02-20 05:11:37 +0100
commitbd1fdc6e84cae1f3fa705ae229a6b8ab67f2960a (patch)
tree49928772522c5a8e4c0206e7b6940548539784fe /payloads/libpayload/libpci
parentc3b0b7281326de836890fdb16eb92737f44b4e59 (diff)
downloadcoreboot-bd1fdc6e84cae1f3fa705ae229a6b8ab67f2960a.tar.xz
nb/intel/sandybridge/raminit: Add XMP support
Some vendors store lower frequency profiles in the regular SPD, if the SPD contains a XMP profile. To make use of the board's and DIMM's maximum supported DRAM frequency, try to parse the XMP profile and use it instead. Validate the XMP profile to make sure that the installed DIMM count per channel is supported and the requested voltage is supported. To reduce complexity only XMP Profile 1 is read. Allows my DRAM to run at 800Mhz instead of 666Mhz as encoded in the default SPD. Test system: * Gigabyte GA-B75M-D3H * Intel Pentium CPU G2130 Change-Id: Ib4dd68debfdcfdce138e813ad5b0e8e2ce3a40b2 Signed-off-by: Patrick Rudolph <siro@das-labor.org> Reviewed-on: https://review.coreboot.org/13486 Reviewed-by: Martin Roth <martinroth@google.com> Tested-by: build bot (Jenkins)
Diffstat (limited to 'payloads/libpayload/libpci')
0 files changed, 0 insertions, 0 deletions