summaryrefslogtreecommitdiff
path: root/payloads
diff options
context:
space:
mode:
authorJoseph Lo <josephl@nvidia.com>2015-04-29 17:14:03 +0800
committerPatrick Georgi <pgeorgi@google.com>2015-05-18 13:16:33 +0200
commit589e63ee7c302a96ef7f9349838936dccdb19f52 (patch)
tree6d47a03042cafdbbbce6fdee5139b9ac818131f2 /payloads
parentb7d0ffd1edb358c089c0fe94711aac65eeb81d6a (diff)
downloadcoreboot-589e63ee7c302a96ef7f9349838936dccdb19f52.tar.xz
drivers/gic: reprogram the GIC CPU interface to bypass IRQ
GICv2 provides a wake IRQ/FIQ (for wake-event purpose), which are not disabled by GIC CPU interface. This is done by adding a bypass override capability when the interrupts are disabled at the CPU interface. To support this, there are four bits about IRQ/FIQ BypassDisable in CPU interface Control Register. So the CPU can exit from WFI when an asserted IRQ is coming. This is critical for power gating a CPU. BRANCH=none BUG=chrome-os-partner:39620 TEST=testing with CPU idle with power down state support and CPU can wake up normally Change-Id: I71ac642e28024a562db898665b74a5791fce325a Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 3a3f098cbf3fbfdab8150ebd4fd688fdb472b529 Original-Change-Id: I20569a18f34a4b11b8c8c67ea255b3d0f021839f Original-Signed-off-by: Joseph Lo <josephl@nvidia.com> Original-Reviewed-on: https://chromium-review.googlesource.com/269116 Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/10172 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'payloads')
0 files changed, 0 insertions, 0 deletions