summaryrefslogtreecommitdiff
path: root/src/arch/arm/armv7/cpu.S
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-06-04 14:55:01 +0200
committerPatrick Georgi <pgeorgi@google.com>2018-06-14 09:49:39 +0000
commit17fd13a4a7bb369f558a33bb9c4c5911052a63ff (patch)
tree456a58641bca395206515a1ead5ee866018984b3 /src/arch/arm/armv7/cpu.S
parent27929bd0b050dfb3de91e9f737ecf2f3b03252a5 (diff)
downloadcoreboot-17fd13a4a7bb369f558a33bb9c4c5911052a63ff.tar.xz
arch/arm/armv7: Fix coding style
Change-Id: Ib5d574347373009c8021597f555e6e86c2c0c41f Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/26831 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/arch/arm/armv7/cpu.S')
-rw-r--r--src/arch/arm/armv7/cpu.S2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/arch/arm/armv7/cpu.S b/src/arch/arm/armv7/cpu.S
index 21a16d27ab..1f6cd5bc25 100644
--- a/src/arch/arm/armv7/cpu.S
+++ b/src/arch/arm/armv7/cpu.S
@@ -84,7 +84,7 @@
lsl ip, ip, r2 @ shift by that into way position
mov r0, #1
lsl r2, r0, r2 @ r2 now contains the way decr
- mov r0, r3 @ get sets/level (no way yet)
+ mov r0, r3 @ get sets/level (no way yet)
orr r3, r3, ip @ merge way into way/set/level
bfc r0, #0, #4 @ clear low 4 bits (level) to get numset - 1
sub r2, r2, r0 @ subtract from way decr