summaryrefslogtreecommitdiff
path: root/src/arch/riscv/bootblock.S
diff options
context:
space:
mode:
authorJonathan Neuschäfer <j.neuschaefer@gmx.net>2016-06-10 19:35:16 +0200
committerMartin Roth <martinroth@google.com>2016-06-21 00:11:49 +0200
commit710566093a504f0fecb641661c5379cad268189b (patch)
tree3707b8c91b624e0e4dd40653d46674200eb03dc6 /src/arch/riscv/bootblock.S
parent2459f677310efdde229bab3406b2fb5d91f5ec20 (diff)
downloadcoreboot-710566093a504f0fecb641661c5379cad268189b.tar.xz
riscv-spike: Move coreboot to 0x80000000 (2GiB)
This is where the RAM is (now), on RISC-V. We need to put coreboot.rom in RAM because Spike (at the moment) only supports loading code into the RAM, not into the boot ROM. Change-Id: I6c9b7cffe5fa414825491ee4ac0d2dad59a2d75c Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net> Reviewed-on: https://review.coreboot.org/15149 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/arch/riscv/bootblock.S')
-rw-r--r--src/arch/riscv/bootblock.S7
1 files changed, 5 insertions, 2 deletions
diff --git a/src/arch/riscv/bootblock.S b/src/arch/riscv/bootblock.S
index 029e9e48a3..e75e1ca407 100644
--- a/src/arch/riscv/bootblock.S
+++ b/src/arch/riscv/bootblock.S
@@ -34,8 +34,11 @@ machine_handler:
.globl _start
_start:
+#define STACK_START 0x80800000 /* 2GiB + 8MiB */
+#define STACK_SIZE 0x0000fff0
+
// pending figuring out this f-ing toolchain. Hardcode what we know works.
- li sp, 0x80FFF0 // stack start + stack size
+ li sp, STACK_START + STACK_SIZE
# make room for HLS and initialize it
addi sp, sp, -64 // MENTRY_FRAME_SIZE
@@ -43,7 +46,7 @@ _start:
call hls_init
//poison the stack
- li t1, 0x800000
+ li t1, STACK_START
li t0, 0xdeadbeef
sd t0, 0(t1)