diff options
| author | Andrey Petrov <andrey.petrov@intel.com> | 2016-06-27 15:21:26 -0700 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2016-08-28 18:33:11 +0200 |
| commit | 0dde2917a5056bc57cf6da9b2fc41723701b6d41 (patch) | |
| tree | b4dbecf410e26c2221327bc0320509732d329204 /src/arch/riscv | |
| parent | 7c8d74c10335ef759f12e6746ae563bd776813f9 (diff) | |
| download | coreboot-0dde2917a5056bc57cf6da9b2fc41723701b6d41.tar.xz | |
soc/intel/apollolake: Handle CAR sizes other than 1 MiB
Since whole L2 (1MiB) is not used, it is possible to shrink CAR size
to 768 KiB. Since 768 KiB is not power of two, 2 MTRRs are used to
set it up. This is a part of CQOS enabling.
BUG=chrome-os-partner:51959
Change-Id: I56326a1790df202a0e428e092dd90286c58763c5
Signed-off-by: Andrey Petrov <andrey.petrov@intel.com>
Reviewed-on: https://review.coreboot.org/15453
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/arch/riscv')
0 files changed, 0 insertions, 0 deletions