summaryrefslogtreecommitdiff
path: root/src/arch/riscv
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-11-20 22:50:33 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-11-30 16:10:27 +0000
commit706251d91375241630a4e753512ebeefad56c2bc (patch)
tree44ce1f906e83c34158669bdf49ead9e619c1eedc /src/arch/riscv
parent6ea3a13a17c0c9021fe871feada360ab55ceb6bf (diff)
downloadcoreboot-706251d91375241630a4e753512ebeefad56c2bc.tar.xz
arch/x86/cache.h: Use ENV_CACHE_AS_RAM macro
Change-Id: Ic7b088a04165bb24b9ebcebc1580a96ce0fdfcc8 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/37063 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/arch/riscv')
0 files changed, 0 insertions, 0 deletions