summaryrefslogtreecommitdiff
path: root/src/arch/x86/Kconfig
diff options
context:
space:
mode:
authorAndrey Petrov <andrey.petrov@intel.com>2016-02-28 22:04:51 -0800
committerAaron Durbin <adurbin@chromium.org>2016-03-03 23:56:01 +0100
commitccd300b4b402167bd1f390ba13378593f1962712 (patch)
tree79e8e2592efffa0d1c92f8d40651b74b998be224 /src/arch/x86/Kconfig
parentf8468d43e01c8110bdcb5956106c904b41d1ca09 (diff)
downloadcoreboot-ccd300b4b402167bd1f390ba13378593f1962712.tar.xz
arch/x86: Allow soc/chipset to set linking address
Until recently x86 romstage used to be linked at some default address. The address itself is not meaningful because the code was normally relocated at address calculated during insertion in CBFS. Since some newer SoC run romstage at CAR it became useful to link romstage code at some address in CAR and avoid relocation during build/run time altogether. Change-Id: I11bec142ab204633da0000a63792de7057e2eeaf Signed-off-by: Andrey Petrov <andrey.petrov@intel.com> Reviewed-on: https://review.coreboot.org/13860 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/arch/x86/Kconfig')
-rw-r--r--src/arch/x86/Kconfig10
1 files changed, 10 insertions, 0 deletions
diff --git a/src/arch/x86/Kconfig b/src/arch/x86/Kconfig
index 89e142a3ad..2257cb6c96 100644
--- a/src/arch/x86/Kconfig
+++ b/src/arch/x86/Kconfig
@@ -161,3 +161,13 @@ config COMPILE_IN_DSDT
config C_ENV_BOOTBLOCK_SIZE
hex
default 0x10000
+
+# Default address romstage is to be linked at
+config ROMSTAGE_ADDR
+ hex
+ default 0x2000000
+
+# Default address verstage is to be linked at
+config VERSTAGE_ADDR
+ hex
+ default 0x2000000