summaryrefslogtreecommitdiff
path: root/src/arch/x86
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-03-01 08:08:28 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-03-03 13:43:59 +0000
commit92b5296a7ba1d6368ea425d71bcbf804b0ec97c7 (patch)
tree4fe55a9a0ab6e842676820d6685ed92091ef5c52 /src/arch/x86
parent268744306a512de20839fa566f847d33cfec03bc (diff)
downloadcoreboot-92b5296a7ba1d6368ea425d71bcbf804b0ec97c7.tar.xz
device/pci_ops: Avoid name collisions
Having different signatures for the PCI config accessors prevents them from having the same name in different stages. For now, work around this using __SIMPLE_DEVICE__. Change-Id: I20f56cfe3ac7dc4421e62a99ca91f39a857c0ccf Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/31677 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/arch/x86')
-rw-r--r--src/arch/x86/include/arch/pci_io_cfg.h21
1 files changed, 13 insertions, 8 deletions
diff --git a/src/arch/x86/include/arch/pci_io_cfg.h b/src/arch/x86/include/arch/pci_io_cfg.h
index d02e6404d2..3e2129fa1a 100644
--- a/src/arch/x86/include/arch/pci_io_cfg.h
+++ b/src/arch/x86/include/arch/pci_io_cfg.h
@@ -78,43 +78,48 @@ void pci_io_write_config32(pci_devfn_t dev, unsigned int where, uint32_t value)
}
#if !IS_ENABLED(CONFIG_MMCONF_SUPPORT)
-#ifdef __SIMPLE_DEVICE__
+
+/* Avoid name collisions as different stages have different signature
+ * for these functions. The _s_ stands for simple, fundamental IO or
+ * MMIO variant.
+ */
+
static __always_inline
-uint8_t pci_read_config8(pci_devfn_t dev, unsigned int where)
+uint8_t pci_s_read_config8(pci_devfn_t dev, unsigned int where)
{
return pci_io_read_config8(dev, where);
}
static __always_inline
-uint16_t pci_read_config16(pci_devfn_t dev, unsigned int where)
+uint16_t pci_s_read_config16(pci_devfn_t dev, unsigned int where)
{
return pci_io_read_config16(dev, where);
}
static __always_inline
-uint32_t pci_read_config32(pci_devfn_t dev, unsigned int where)
+uint32_t pci_s_read_config32(pci_devfn_t dev, unsigned int where)
{
return pci_io_read_config32(dev, where);
}
static __always_inline
-void pci_write_config8(pci_devfn_t dev, unsigned int where, uint8_t value)
+void pci_s_write_config8(pci_devfn_t dev, unsigned int where, uint8_t value)
{
pci_io_write_config8(dev, where, value);
}
static __always_inline
-void pci_write_config16(pci_devfn_t dev, unsigned int where, uint16_t value)
+void pci_s_write_config16(pci_devfn_t dev, unsigned int where, uint16_t value)
{
pci_io_write_config16(dev, where, value);
}
static __always_inline
-void pci_write_config32(pci_devfn_t dev, unsigned int where, uint32_t value)
+void pci_s_write_config32(pci_devfn_t dev, unsigned int where, uint32_t value)
{
pci_io_write_config32(dev, where, value);
}
-#endif /* __SIMPLE_DEVICE__ */
+
#endif
#endif /* _PCI_IO_CFG_H */