summaryrefslogtreecommitdiff
path: root/src/arch/x86
diff options
context:
space:
mode:
authorHarshit Sharma <harshitsharmajs@gmail.com>2020-06-17 20:19:00 -0700
committerPatrick Georgi <pgeorgi@google.com>2020-08-21 07:37:52 +0000
commit9c88fb8df0005dc60e6c62778b4f16313cb3308e (patch)
tree8f29d4bf1f6ab90a3241e91fff2d8fe62bf49ea8 /src/arch/x86
parent3b9cc859ff64a55cb6fbd247b1c2680d13716d91 (diff)
downloadcoreboot-9c88fb8df0005dc60e6c62778b4f16313cb3308e.tar.xz
lib: Add ASan support to ramstage on x86 arch
This patch adds address sanitizer module to the library and reserves a linker section representing the shadow region for ramstage. Also, it adds an instruction to initialize shadow region on x86 architecture when ramstage is loaded. Change-Id: Ica06bd2be78fcfc79fa888721ed920d4e8248f3b Signed-off-by: Harshit Sharma <harshitsharmajs@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42496 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Diffstat (limited to 'src/arch/x86')
-rw-r--r--src/arch/x86/c_start.S4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/arch/x86/c_start.S b/src/arch/x86/c_start.S
index 4e2ae08a47..c46a45c729 100644
--- a/src/arch/x86/c_start.S
+++ b/src/arch/x86/c_start.S
@@ -91,6 +91,10 @@ _start:
andl $0xFFFFFFF0, %esp
+#if CONFIG(ASAN_IN_RAMSTAGE)
+ call asan_init
+#endif
+
#if CONFIG(GDB_WAIT)
call gdb_hw_init
call gdb_stub_breakpoint