summaryrefslogtreecommitdiff
path: root/src/arch
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2021-05-05 19:34:07 +0530
committerSubrata Banik <subrata.banik@intel.com>2021-05-12 06:15:45 +0000
commit38e4a2d4cf3398d56640b03371ff1bd08b30aff5 (patch)
tree43b08640f8c99c49f6722e5ea98585e5858e5544 /src/arch
parent01ecb77ef64c8fdce5258dc75b7c4eaf1ed57cd0 (diff)
downloadcoreboot-38e4a2d4cf3398d56640b03371ff1bd08b30aff5.tar.xz
include/console: Fix duplicate entry of postcode 0x79
Change POST_PRE_HARDWAREMAIN postcode value from 0x79 to 0x6e to avoid duplicate entry. Change-Id: I50cc75cd3097fba3e7faff05188511bba69ef1e7 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/52895 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Diffstat (limited to 'src/arch')
-rw-r--r--src/arch/x86/c_start.S2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/arch/x86/c_start.S b/src/arch/x86/c_start.S
index 19532d82dc..f55ab6e06e 100644
--- a/src/arch/x86/c_start.S
+++ b/src/arch/x86/c_start.S
@@ -89,7 +89,7 @@ _start:
* bss is cleared. Now we call the main routine and
* let it do the rest.
*/
- post_code(POST_PRE_HARDWAREMAIN) /* post fe */
+ post_code(POST_PRE_HARDWAREMAIN) /* post 6e */
andl $0xFFFFFFF0, %esp