summaryrefslogtreecommitdiff
path: root/src/arch
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2016-07-30 07:34:20 -0700
committerLee Leahy <leroy.p.leahy@intel.com>2016-08-01 20:36:20 +0200
commitf67e2cf9cf7a20e645ab2452c4b40e512bd21f50 (patch)
treed2ddeb54f1860b28fd96fa398578c6f6b675f096 /src/arch
parentc1dc9d725ec9d91af1df99bb7da16e602996ac1b (diff)
downloadcoreboot-f67e2cf9cf7a20e645ab2452c4b40e512bd21f50.tar.xz
arch/x86: Display MTRRs after MTRR update in postcar
Display the MTRRs after they have been updated during the postcar stage. TEST=Build and run on Galileo Gen2 Change-Id: I1532250cacd363c1eeaf72edc6cb9e9268a11375 Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: https://review.coreboot.org/15991 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/arch')
-rw-r--r--src/arch/x86/exit_car.S5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/arch/x86/exit_car.S b/src/arch/x86/exit_car.S
index a51d662e14..421d5434a7 100644
--- a/src/arch/x86/exit_car.S
+++ b/src/arch/x86/exit_car.S
@@ -108,6 +108,11 @@ _start:
wrmsr
#endif /* CONFIG_SOC_SETS_MSRS */
+ /* Display the MTRRs */
+#if IS_ENABLED(CONFIG_POSTCAR_CONSOLE)
+ call soc_display_mtrrs
+#endif /* CONFIG_POSTCAR_CONSOLE */
+
/* Load and run ramstage. */
call copy_and_run
/* Should never return. */