diff options
author | David Hendricks <dhendrix@chromium.org> | 2012-12-31 17:28:43 -0800 |
---|---|---|
committer | Ronald G. Minnich <rminnich@gmail.com> | 2013-01-04 01:36:27 +0100 |
commit | 6a503b6a0f08bf4236c4c37d75c67182a7af4b02 (patch) | |
tree | 79aaedcb8283cb543fe47072c839de6f22354d7f /src/console/Kconfig | |
parent | 10c90d31264b5698320a1ac2666823532d110258 (diff) | |
download | coreboot-6a503b6a0f08bf4236c4c37d75c67182a7af4b02.tar.xz |
make early serial console support more generic
This patch makes pre-RAM serial init more generic, particularly for
platforms which do not necessarily need cache-as-RAM in order to use
the serial console and do not have a standard 8250 serial port.
This adds a Kconfig variable to set romstage-* for very early serial
console init. The current method assumes that cache-as-RAM should
enable this, so to maintain compatibility selecting CACHE_AS_RAM will
also select EARLY_SERIAL_CONSOLE.
The UART code structure needs some rework, but the use of ROMCC,
romstage, and then ramstage makes things complex.
uart.h now includes all .h files for all uarts. All 2 of them.
This is actually a simplifying change.
Change-Id: I089e7af633c227baf3c06c685f005e9d0e4b38ce
Signed-off-by: David Hendricks <dhendrix@chromium.org>
Signed-off-by: Ronald G. Minnich <rminnich@gmail.com>
Reviewed-on: http://review.coreboot.org/2086
Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/console/Kconfig')
-rw-r--r-- | src/console/Kconfig | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/src/console/Kconfig b/src/console/Kconfig index 117fdb890a..b1f41de12b 100644 --- a/src/console/Kconfig +++ b/src/console/Kconfig @@ -5,6 +5,13 @@ config SERIAL_CONSOLE help Send coreboot debug output to a serial port +config EARLY_SERIAL_CONSOLE + bool + depends on SERIAL_CONSOLE + default n + help + Use serial console during early (pre-RAM) boot stages + config CONSOLE_SERIAL8250 bool "Serial port console output (I/O mapped, 8250-compatible)" depends on SERIAL_CONSOLE |