diff options
| author | Aaron Durbin <adurbin@chromium.org> | 2013-04-03 09:56:57 -0500 |
|---|---|---|
| committer | Stefan Reinauer <stefan.reinauer@coreboot.org> | 2013-04-03 19:26:25 +0200 |
| commit | c6f27226a84434182771dbbcd593d223072801f7 (patch) | |
| tree | 589bd58ab19f04ac454d299549d18e15c5d87f0e /src/console/uart8250_console.c | |
| parent | 23f50166c64be0c1d3656ca67839843bf11a5274 (diff) | |
| download | coreboot-c6f27226a84434182771dbbcd593d223072801f7.tar.xz | |
sandybridge: enable ROM caching
If ROM caching is selected the sandybridge chipset code will
will enable ROM caching after all other CPU threads are brought
up.
Change-Id: I3a57ba8753678146527ebf9547f5fbbd4f441f43
Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: http://review.coreboot.org/3017
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/console/uart8250_console.c')
0 files changed, 0 insertions, 0 deletions